Physical Design Layout Engineer ICE

Intel Corporation

Bengaluru

Hybrid

INR 450,000 - 750,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Intel Corporation in Bengaluru is seeking a Physical Design Engineer to drive cell and block-level semi-custom layouts, floor plans, and schematic-to-layout verification, enabling advanced chip technologies for market-leading products. You will develop and refine physical designs, apply parasitic extraction, auto-place and route, and participate in full-chip assembly and reliability verification.

Collaboration across design, verification, and methodology teams is essential as you contribute to

Qualifications

  • Bachelor's degree with 0-1 years hands-on in physical design OR Master's degree with no professional experience.
  • Basic understanding of layout design and verification processes.
  • Familiarity with ICC2 tools.
  • Proficiency in TCL scripting is a plus.

Responsibilities

  • Develop and refine physical chip designs, including cell and block-level semi-custom layouts, FUB-level floor plans, abstract view generation, and schematic-to-layout verification.
  • Conduct reliability verification, debug issues, and apply proactive intervention strategies to optimize chip performance.
  • Utilize parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, and full-chip assembly techniques to ensure design success.

Skills

Bachelor's degree in Electronics or E&
TCL scripting

Education

Bachelor's degree in Electronics or Electrical Engineering or related field
Master's degree in Electronics or Electrical Engineering or related field

Tools

ICC2 tools

Job description

Job Details: Job Description

The Role and Impact As a Physical Design Engineer, you will focus on creating and optimizing chip designs at the physical level. You'll be responsible for crafting elements such as cell, block-level semi-custom layouts, FUB-level floor plans, and performing schematic-to-layout verification to ensure design integrity. Your contributions will directly impact the development and execution of complex chip methodologies, enabling Intel to deliver cutting-edge technology to the marketplace.

Business group This role is part of Intel's broader semiconductor engineering organization, which is dedicated to designing, developing, and verifying innovative chip technologies. The team focuses on advancing physical design methodologies, ensuring reliability, and optimizing chip performance while supporting Intel's mission to create world-class computing solutions.

Key Responsibilities
  • Develop and refine physical chip designs, including cell and block-level semi-custom layouts, FUB-level floor plans, abstract view generation, and schematic-to-layout verification.
  • Conduct reliability verification, debug issues, and apply proactive intervention strategies to optimize chip performance.
  • Utilize parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, and full-chip assembly techniques to ensure design success.
  • Collaborate across teams to troubleshoot complex design challenges and deliver high-quality solutions.
  • Participate in the execution of project methodologies, flow developments, and verification processes.
Qualifications

Minimum Qualifications

  • Bachelor's degree in Electronics, Electrical Engineering, or a related field with 0-1 years of hands-on experience in physical design, including skills gained through internships, academic projects, coursework, or hands-on training OR a Master's degree in Electronics, Electrical Engineering, or a related field with no prior professional experience.
  • Basic understanding of layout design and verification processes.
  • Familiarity with ICC2 tools.
  • Proficiency in TCL scripting is a plus.

Preferred Qualifications

  • Strong problem-solving skills and ability to troubleshoot complex design challenges effectively.
  • Excellent collaboration and communication skills to work across diverse teams.
  • Demonstrated interest in advancing semiconductor technologies and methodologies.

We're excited to see how your skills and passion for innovation can contribute to our cutting-edge team.

Job Type: Intel Contract Employee Shift: Shift 1 (India) Primary Location: India, Bangalore Additional Locations:

Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust N/A

Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

  • Job posting details (such as work model, location or time type) are subject to change.
  • ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design Layout Engineer ICE
Physical Design Layout Engineer ICE

Intel • Bengaluru

Hybrid
INR 500,000 - 700,000
Physical Design Engineer ICE
Physical Design Engineer ICE

Intel • Bengaluru

On-site
INR 1,500,000 - 2,800,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Intel Corporation • Bengaluru

On-site
INR 3,500,000 - 6,000,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Intel • Bengaluru

Hybrid
INR 4,000,000 - 6,500,000
Static Timing Analysis Engineer
Static Timing Analysis Engineer

Intel • Bengaluru

Hybrid
INR 1,200,000 - 1,800,000
CPU Floorplan Lead
CPU Floorplan Lead

Intel • Bengaluru

On-site
INR 3,500,000 - 5,500,000
CPU Floorplan Lead
CPU Floorplan Lead

Intel Corporation • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Physical Design Engineer
Physical Design Engineer

CHIPLOGIC TECH • Bengaluru

On-site
INR 1,000,000 - 1,500,000
Physical Design Engineer
Physical Design Engineer

844 Altera Semiconductor Technology India Pvt. Ltd. • Madhapur

On-site
INR 800,000 - 1,200,000
CPU Circuit Design Lead
CPU Circuit Design Lead

Intel Corporation • Bengaluru

Hybrid
INR 6,000,000 - 12,000,000