DFT Engineer – Experience – 8 to 12 years in DFT implementation for complex SoCs.

Angel-and-Genie

Bengaluru

On-site

INR 1,200,000 - 1,800,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Angel-and-Genie in Bengaluru is seeking a DFT Engineer to contribute to SoC-level DFT architecture and execute DFT implementation for complex SoCs. The role requires 4–12 years of experience in DFT and hands-on expertise with industry-standard tools.

The ideal candidate will collaborate closely with cross-functional teams, ensuring DFT readiness and supporting critical project schedules. This position is Work From Office (WFO) five days a week with competitive salary offerings.

Qualifications

  • 4–12 years of experience in DFT implementation for complex SoCs.
  • Hands-on experience in executing DFT implementation for one or more SoC tapeouts.
  • Good understanding of low-power DFT challenges (UPF/CPF).

Responsibilities

  • Contribute to SoC-level DFT architecture for custom and platform-based SoCs.
  • Implement DFT plans across one or more concurrent SoC programs.
  • Perform DFT RTL integration, scan insertion, and test architecture implementation.
  • Work closely with physical design teams to support scan and test logic closure.

Skills

DFT implementation for complex SoCs
Scan, Compression, and ATPG methodologies
MBIST, BISR, memory repair schemes
JTAG / TAP and Boundary Scan
DFT RTL integration and pattern simulation

Education

B.E./B.Tech or M.E./M.Tech in Electrical / Electronics / VLSI Engineering

Tools

Siemens Tessent
Synopsys DFTMAX / TestMAX
SpyGlass DFT

Job description

Location : Bangalore, Modeofwork:WFO(5days)

Salary : Best in the industry

Key Responsibilities
SoC DFT Architecture & Implementation
  • Contribute to SoC-level DFT architecture for custom and platform-based SoCs.
  • Implement DFT plans across one or more concurrent SoC programs.
  • Execute DFT deliverables in alignment with project schedules and quality targets.
Execution & Technical Ownership
  • Perform DFT RTL integration, scan insertion, and test architecture implementation.
  • Implement and support:
  • Scan, Compression, and ATPG flows
  • MBIST, BISR, and redundancy schemes
  • JTAG / TAP, Boundary Scan, and debug infrastructure
  • Ensure DFT readiness across functional, scan, and low-power modes.
  • Collaborate with RTL, STA, and PD teams to ensure DFT-friendly design and implementation.
  • Execute ATPG pattern generation, simulation, and debug to achieve target test coverage and quality.
Cross-Functional & Manufacturing Interface
  • Work closely with physical design teams to support scan and test logic closure with minimal PPA impact.
  • Interface with manufacturing, ATE, and OSAT teams on test requirements, vector delivery, and silicon bring-up activities.
  • Support post-silicon debug, yield ramp, and test optimization efforts.
  • Participate in customer-facing technical discussions related to DFT implementation and execution.
Methodology & Execution Support
  • Follow established DFT methodologies, flows, and checklists across Semifive programs.
  • Contribute to automation, scripting, and reuse to improve DFT efficiency and execution quality.
  • Support DFT signoff activities, including review of reports and tapeout readiness deliverables.
Qualifications
  • B.E./B.Tech or M.E./M.Tech in Electrical / Electronics / VLSI Engineering.
  • 4–12 years of experience in DFT implementation for complex SoCs.
  • Hands-on experience in executing DFT implementation for one or more SoC tapeouts.
  • Strong expertise in:
  • Scan, Compression, and ATPG methodologies
  • MBIST, BISR, and memory repair schemes
  • JTAG / TAP and Boundary Scan
  • DFT RTL integration and pattern simulation
  • Hands-on experience with industry-standard DFT tools, such as:
  • Siemens Tessent
  • Synopsys DFTMAX / TestMAX
  • SpyGlass DFT (or equivalent)
  • Good understanding of:
  • Low-power DFT challenges (UPF/CPF)
  • Scan and test-mode timing closure
  • Physical implementation constraints for DFT
  • Experience working with manufacturing, ATE, and post-silicon validation teams.
  • Good problem-solving and communication skills with the ability to work in cross-functional teams.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DFT Engineer - Bangalore
DFT Engineer - Bangalore

Tecquire Solutions Pvt Ltd • Bengaluru

On-site
INR 800,000 - 1,200,000
SoC DFT Lead
SoC DFT Lead

Angel and Genie Hiring For Angel and Genie • Bengaluru

On-site
INR 5,000,000 - 8,000,000
DFT Engineer
DFT Engineer

Kairos Technologies • Bengaluru

On-site
INR 3,000,000 - 6,000,000
DFT Engineer
DFT Engineer

Wenger & Watson • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Sr/Lead/Manager/PH DFT Engineer
Sr/Lead/Manager/PH DFT Engineer

Mirafra • Hyderabad, Bengaluru

On-site
INR 1,200,000 - 1,800,000
DFT Engineer - Hyderabad
DFT Engineer - Hyderabad

Tecquire Solutions Pvt Ltd • Hyderabad

On-site
INR 800,000 - 1,400,000
Senior Dft Engineer
Senior Dft Engineer

Exiger Technologies • Bengaluru

On-site
INR 1,500,000 - 2,500,000
DFT Engineer
DFT Engineer

ACL Digital • Bengaluru

On-site
INR 3,000,000 - 6,000,000
Sr. DFT Engineer
Sr. DFT Engineer

NXP Semiconductors • Maharashtra

On-site
INR 2,500,000 - 5,000,000
DFT Engineer - Noida
DFT Engineer - Noida

Tecquire Solutions Pvt Ltd • Bengaluru

On-site
INR 1,200,000 - 2,800,000