ASIC / SOC Design Verification Engineer

PQAngels Technologies Pvt. Ltd.

Bengaluru

On-site

INR 1,800,000 - 3,200,000

Full time

12 hours ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

PQAngels Technologies Pvt. Ltd. in Bengaluru is seeking experienced Design Verification Engineers to work on ASIC, SoC and Subsystem verification projects.

You will leverage SystemVerilog and UVM to build verification environments and drive coverage, while collaborating with RTL and Architecture teams. Ideal candidates have 5–11 years of hands-on verification experience, strong debugging skills, and experience with PCIe, DDR, USB, Ethernet and NoC interfaces.

Qualifications

  • 5-11 years of relevant Design Verification experience.
  • Strong hands-on SystemVerilog.
  • Strong hands-on UVM.
  • Experience with Functional Coverage.
  • Good experience in SVA.
  • ASIC / SoC / Subsystem / IP verification experience.
  • Strong debugging and root-cause analysis skills.
  • Experience with high-speed interfaces: PCIe, DDR / DDR4 / DDR5 / LPDDR, USB, Ethernet, NoC.
  • Scripting knowledge in Python / Perl / TCL.
  • Good understanding of ASIC/VLSI verification methodology and flow.

Responsibilities

  • Develop and enhance SystemVerilog/UVM-based verification environments.
  • Create verification plans, test strategies, test scenarios and test cases.
  • Perform functional verification at IP, Subsystem and SoC levels.
  • Develop reusable UVM components and verification infrastructure.
  • Implement SystemVerilog Assertions (SVA).
  • Analyze functional coverage and drive coverage closure.
  • Execute simulations, regressions and debug failures.
  • RTL/testbench debugging and root-cause analysis.
  • Verify high-speed protocols and interfaces.
  • Support verification signoff and project closure.
  • Work closely with RTL, Architecture, Integration and other engineering teams.
  • Participate in technical reviews and customer discussions when required.

Skills

SystemVerilog
UVM
Functional Coverage
SVA
ASIC/SoC verification
Debugging/root-cause
High-speed interfaces
Python/Perl/TCL scripting

Education

B.E./B.Tech/M.E./M.Tech in ECE, Electrical, Electronics, VLSI, Microelectronics

Tools

Python
Perl
TCL

Job description

About the Role

PQAngels Technologies is looking for experienced Design Verification Engineers to work on challenging ASIC, SoC, and Subsystem verification projects.

We are looking for engineers with strong hands-on expertise in SystemVerilog and UVM, along with experience verifying complex designs and high-speed interfaces.

What You Will Work On
  • Develop and enhance SystemVerilog/UVM-based verification environments
  • Create verification plans, test strategies, test scenarios and test cases
  • Perform functional verification at IP, Subsystem and SoC levels
  • Develop reusable UVM components and verification infrastructure
  • Implement SystemVerilog Assertions (SVA)
  • Analyze functional coverage and drive coverage closure
  • Execute simulations, regressions and debug failures
  • Perform RTL/ testbench debugging and root-cause analysis
  • Verify high-speed protocols and interfaces
  • Support verification signoff and project closure
  • Work closely with RTL, Architecture, Integration and other engineering teams
  • Participate in technical reviews and customer discussions when required
Requirements
Must-Have Skills
  • 5-11 years of relevant Design Verification experience
  • Strong hands-on SystemVerilog
  • Strong hands-on UVM
  • Experience with Functional Coverage
  • Good experience in SVA
  • ASIC / SoC / Subsystem / IP verification experience
  • Strong debugging and root-cause analysis skills
  • Experience with one or more high-speed interfaces:
    • PCIe
    • DDR / DDR4 / DDR5 / LPDDR
    • USB
    • Ethernet
    • NoC
  • Scripting knowledge in Python / Perl / TCL
  • Good understanding of ASIC/VLSI verification methodology and flow

Education: B.E./B.Tech/M.E./M.Tech in ECE, Electrical, Electronics, VLSI, Microelectronics or related fields.

Benefits
Why PQAngels?
  • Work on advanced Semiconductor / ASIC / VLSI projects
  • Exposure to IP, Subsystem and SoC verification
  • Opportunity to work with experienced semiconductor engineers
  • Exposure to global projects and customers
  • Strong technical learning and career-growth opportunities

Company: PQAngels Technologies Pvt. Ltd.

Location: Bengaluru

Experience: 5 -11 Years

Employment Type: Full-Time

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC/SoC Design Verification Engineer
ASIC/SoC Design Verification Engineer

PQAngels Technologies Pvt. Ltd • Bengaluru

On-site
INR 1,500,000 - 2,100,000
Health Insurance
Performance-Based Incentives
Professional Growth & Career Advance
ASIC Functional Design Verification Engineer
ASIC Functional Design Verification Engineer

Pqangels Technologies • Bengaluru

On-site
INR 1,200,000 - 2,100,000
Onsite Opportunities
Fixed Pay
Health Insurance
+1
Design Verification Engineer
Design Verification Engineer

PQAngels Technologies Pvt. Ltd. • Bengaluru

On-site
INR 1,500,000 - 2,300,000
Design Verification Engineer
Design Verification Engineer

PQAngels Technologies Pvt. Ltd • Bengaluru

On-site
INR 1,200,000 - 2,400,000
ASIC SOC Design Verification - System Verilog;UVM
ASIC SOC Design Verification - System Verilog;UVM

HCL Technologies Limited • Bengaluru

On-site
INR 2,500,000 - 4,500,000
ASIC Verification Engineer (IP & SoC)
ASIC Verification Engineer (IP & SoC)

Prodapt Solutions Private Limited • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Design and Verification Engineer
Design and Verification Engineer

SignOff semiconductors • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Job Posting Title Senior Staff ASIC Design Verification Engineer
Job Posting Title Senior Staff ASIC Design Verification Engineer

MaxLinear, Inc. • Bengaluru

On-site
INR 1,200,000 - 2,000,000
Senior Design Verification Engineer
Senior Design Verification Engineer

BrainChip • Hyderabad

On-site
INR 1,200,000 - 2,000,000
Senior Engineer/Lead Engineer- ASIC verification
Senior Engineer/Lead Engineer- ASIC verification

SignOff Semiconductors • Bengaluru South

On-site
INR 1,200,000 - 1,800,000