ASIC RTL Engineer

XQwave Pvt Ltd (Formerly Obsidian Solutions Pvt Ltd)

Bengaluru

On-site

INR 1,100,000 - 2,200,000

Full time

27 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

XQwave Pvt Ltd (Formerly Obsidian Solutions Pvt Ltd) is seeking an experienced ASIC RTL Design Engineer to work on complex IP, subsystem and SoC development.

You will develop RTL with Verilog/SystemVerilog, engage in microarchitecture, integration and timing closure, and contribute to design reviews. You will collaborate with Architecture, DV, PD, DFT and Emulation teams to deliver high-quality silicon.

Qualifications

  • Strong experience with Verilog/SystemVerilog RTL design.
  • Solid understanding of ASIC design flow and digital design concepts.
  • Experience with IP/Sub-system/SoC development and integration.
  • Knowledge of PCIe, DDR, AMBA/AXI is a plus.
  • Strong debugging and problem-solving abilities.

Responsibilities

  • Develop RTL designs using Verilog/SystemVerilog.
  • Work on microarchitecture, RTL coding, integration and functional debugging.
  • Develop high-quality, synthesizable RTL and participate in design reviews.
  • Collaborate with Architecture, DV, PD, DFT and Emulation teams.
  • Debug design issues and support simulation, synthesis and timing closure.
  • Contribute to SoC/IP integration and sign-off activities.

Job description

We are looking for an experienced ASIC RTL Design Engineer to work on complex IP, subsystem and SoC development.

Key Responsibilities:
  • Develop and implement RTL designs using Verilog/SystemVerilog.
  • Work on microarchitecture, RTL coding, integration and functional debugging.
  • Develop high-quality, synthesizable RTL and participate in design reviews.
  • Collaborate with Architecture, DV, PD, DFT and Emulation teams.
  • Debug design issues and support simulation, synthesis and timing closure.
  • Contribute to SoC/IP integration and sign-off activities.
Required Skills:
  • Strong experience in Verilog/SystemVerilog and RTL design.
  • Good understanding of ASIC design flow and digital design concepts.
  • Experience with IP/Sub-system/SoC development and integration.
  • Knowledge of protocols such as PCIe, DDR, AMBA/AXI is an advantage.
  • Strong debugging and problem-solving skills.
Education:

B.E./B.Tech/M.E./M.Tech in ECE/EE/CS or related field.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Engineer
RTL Engineer

Eximietas Design LLC • Bengaluru, Ahmedabad District, Pune District, Hyderabad

On-site
INR 1,800,000 - 2,800,000
Rtl Design Engineer
Rtl Design Engineer

Alpha-Numero (A Quest Global Company) • Ahmedabad District

On-site
INR 4,000,000 - 7,000,000
RTL Design Engineer
RTL Design Engineer

TekPillar® • Bengaluru Urban

On-site
INR 1,000,000 - 1,500,000
RTL Design Engineer
RTL Design Engineer

HCLTech • Bengaluru

On-site
INR 1,500,000 - 2,300,000
Senior Asic RTL design Engineer
Senior Asic RTL design Engineer

Sauvira Solutions Private Limited • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Edveon Technologies Pvt Ltd • Chennai District

On-site
INR 3,000,000 - 6,000,000
Competitive salary
Benefits package
Sr. Design Engineer 2
Sr. Design Engineer 2

Tessolve • Bengaluru

On-site
INR 2,500,000 - 3,500,000
Asic Engineer
Asic Engineer

Raad7 Informatics • Bengaluru

On-site
INR 1,500,000 - 3,000,000
RTL Design Lead
RTL Design Lead

Erbity • Delhi

On-site
INR 1,200,000 - 1,800,000
RTL Design Lead
RTL Design Lead

Erbity • Dadri

On-site
INR 800,000 - 1,200,000