Senior ASIC Timing Engineer - Low-Power SoC

Nutanix

Cork

On-site

EUR 70,000 - 110,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Stock options
Performance bonus
Relocation support
Immigration assistance
Private health insurance

Job summary

QT Technologies Ireland Limited in Cork is seeking an experienced ASIC design engineer to define, model and optimize IP/SoC blocks for high-performance, low-power products. You will verify, implement, and document blocks while collaborating with software and hardware teams to meet system requirements.

Ideal candidates bring strong timing sign-off experience, library characterisation, and proficiency in Python and scripting.

Qualifications

  • Master's degree or PhD in a relevant field with significant ASIC experience.
  • Strong background in timing, library characterisation and sign-off flows.
  • Experience with Python/Perl/TCL/Bash scripting for workflow automation.

Responsibilities

  • Defines, models, designs, optimizes, verifies and documents IP/SoC development.
  • Creates architectures and circuit specs from system requirements.
  • Collaborates across software and hardware teams to meet needs.
  • Evaluates design flow from high-level design to place-and-route and timing/power.
  • Uses RTL to GDS Flow and Virtuoso to enable design of blocks/ICs.
  • Produces detailed technical documentation for EDA/IP/ASIC projects.

Skills

ASIC design
timing sign-off
Python scripting
Place & Route (P&R)
STA sign-off

Education

Master's degree in Electrical/Electronic Engineering
Bachelor's degree in Science/Engineering
PhD in Science/Engineering

Tools

RTL to GDS Flow
Virtuoso
Spice

Job description

QT Technologies Ireland Limited in Cork is seeking an experienced ASIC design engineer to define, model and optimize IP/SoC blocks for high-performance, low-power products. You will verify, implement, and document blocks while collaborating with software and hardware teams to meet system requirements.

Ideal candidates bring strong timing sign-off experience, library characterisation, and proficiency in Python and scripting.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Timing Engineer: ASIC Timing & P&R Specialist
Senior Timing Engineer: ASIC Timing & P&R Specialist

Qualcomm • Ireland

On-site
EUR 70,000 - 110,000
Salary & stock bonus
Maternity/Paternity Leave
Employee stock purchase scheme
+3
Senior ASIC Timing Engineer – Drive High-Perf IP
Senior ASIC Timing Engineer – Drive High-Perf IP

Qualcomm • Cork

On-site
EUR 90,000 - 130,000
Stock and performance bonus
Relocation and immigration support
Life, Medical, Travel Insurance
+2
Senior ASIC Front-End Implementation Engineer
Senior ASIC Front-End Implementation Engineer

Qualcomm • Ireland

On-site
EUR 90,000 - 130,000
Relocation and immigration support
Education Assistance
Life, Medical, Income and Travel保险
Senior Front-End Implementation Engineer (Staff) ASIC Timing
Senior Front-End Implementation Engineer (Staff) ASIC Timing

Nutanix • Cork

On-site
EUR 110,000 - 150,000
Stock bonus
Leave maternity/paternity
Employee stock purchase
+7
Staff Front-End ASIC Implementation Engineer
Staff Front-End ASIC Implementation Engineer

Qualcomm • Ballyerra

On-site
EUR 85,000 - 120,000
Stock bonus
Relocation support
Education assistance
+4
Senior Sensor ASIC Design Engineer — Low-Power SoC
Senior Sensor ASIC Design Engineer — Low-Power SoC

Qualcomm • Cork

On-site
EUR 70,000 - 110,000
Salary, stock bonus
Maternity/Paternity Leave
Employee stock purchase scheme
+2
Senior Physical Design Engineer – Cork
Senior Physical Design Engineer – Cork

Qualcomm • Ballyerra

On-site
EUR 100,000 - 150,000
Stock bonus
Leave benefits
Employee stock purchase
+7
Sensor Subsystem Design Engineer (ASIC/Low-Power)
Sensor Subsystem Design Engineer (ASIC/Low-Power)

Qualcomm • Ireland

On-site
EUR 70,000 - 120,000
Salary and bonus
Maternity/Paternity Leave
Employee stock purchase scheme
+7
STA Design Engineer - ASIC / Low Power
STA Design Engineer - ASIC / Low Power

European Tech Recruit • Ireland

On-site
EUR 85,000 - 110,000
Staff Front-End Implementation Engineer – SoC Timing
Staff Front-End Implementation Engineer – SoC Timing

Qualcomm • Cork

On-site
EUR 110,000 - 180,000
Stock and bonus
Leave (maternity/paternity)
Stock purchase plan
+7