SoC Design Verification Engineer – UVM & Embedded C Tests

IT WORLD LIMITED

Cambridge

Presencial

GBP 60.000 - 90.000

Jornada completa

Hace 3 días
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Descripción de la vacante

IT WORLD LIMITED is seeking experienced SoC Design Verification (DV) Engineers to verify a next-generation multi-die SoC for Cambridge with some Bristol work. You will perform subsystem- and SoC-level verification using SystemVerilog/UVM, and develop embedded C tests for processor-driven verification.

The role emphasizes debugging, RTL and SoC architecture understanding, and adapting existing verification environments to evolving designs. Strong scripting skills are valued.

Formación

  • Strong hands-on experience with digital design verification using SystemVerilog and UVM.
  • Experience modifying and debugging existing UVM testbenches and reusable verification components.
  • Good understanding of constrained-random verification, functional coverage, assertions, scoreboards, and checkers.
  • Experience in subsystem-level or SoC-level verification.
  • Embedded C test development and verification for processor-based SoC verification.

Responsabilidades

  • Subsystem and SoC functional verification.
  • Reuse and enhancement of SystemVerilog/UVM testbenches.
  • Develop and verify processor-based C tests for SoC verification.
  • Execute regressions, debug failures, and drive coverage closure.
  • Support verification planning and cross-team collaboration.

Conocimientos

SystemVerilog
UVM
Embedded C
Regression testing
RTL debugging
Python scripting

Educación

Bachelor's or Master's in Electronics or related

Herramientas

waveform simulators

Descripción del empleo

IT WORLD LIMITED is seeking experienced SoC Design Verification (DV) Engineers to verify a next-generation multi-die SoC for Cambridge with some Bristol work. You will perform subsystem- and SoC-level verification using SystemVerilog/UVM, and develop embedded C tests for processor-driven verification.

The role emphasizes debugging, RTL and SoC architecture understanding, and adapting existing verification environments to evolving designs. Strong scripting skills are valued.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Senior SoC DV Engineer | UVM, ARM, C Tests
Senior SoC DV Engineer | UVM, ARM, C Tests

Intuition IT Solutions Ltd • Cambridge

Presencial
GBP 74.000 - 120.000
Senior SoC DV Engineer - UVM/C Test Specialist
Senior SoC DV Engineer - UVM/C Test Specialist

W3Global • Cambridge

Presencial
GBP 70.000 - 90.000
Design Verification Engineer
Design Verification Engineer

IT WORLD LIMITED • Cambridge

Presencial
GBP 60.000 - 90.000
Senior Soc Design Verification Engineer
Senior Soc Design Verification Engineer

Intuition IT Solutions Ltd • Cambridge

Presencial
GBP 74.000 - 120.000
SoC Design Verification Engineer
SoC Design Verification Engineer

Intuition IT Solutions • Cambridge

Presencial
GBP 65.000 - 90.000
SoC Verification Engineer – UVM/C Tests (Contract)
SoC Verification Engineer – UVM/C Tests (Contract)

Intuition IT Solutions • Cambridge

Presencial
GBP 65.000 - 90.000
SoC Design Verification Engineer
SoC Design Verification Engineer

Infoplus Technologies UK Limited • Cambridge

Híbrido
GBP 96.000 - 125.000
Senior SoC Verification Engineer — UVM & SystemVerilog
Senior SoC Verification Engineer — UVM & SystemVerilog

Infoplus Technologies UK Limited • Cambridge

Híbrido
GBP 96.000 - 125.000
SoC DV Engineer: SystemVerilog/UVM & Embedded C Verification
SoC DV Engineer: SystemVerilog/UVM & Embedded C Verification

SmartEdge, Lda • West of England

Presencial
GBP 65.000 - 90.000
SoC Design Verification Engineer
SoC Design Verification Engineer

W3Global • Cambridge

Presencial
GBP 70.000 - 90.000