Senior Subsystem & SoC Design Engineer - Flexible Hours

Arm

Cambridge

On-site

AUD 185,000 - 251,000

Full time

13 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Competitive salary
Wellbeing programs
Flexible work
Career development
Supportive community

Job summary

ARM in Cambridge is seeking a Senior/Staff Subsystem & SoC Design Engineer to contribute to frontend design of complex subsystems and tests. You will develop RTL, create design constraints (SDC/UPF), and collaborate with verification and implementation teams to optimize cross-domain designs for CPUs, GPUs, and high-performance peripherals.

The role emphasizes architecture knowledge, scripting in UNIX-like environments, and documentation of specifications while delivering high-quality designs on

Qualifications

  • Proficiency in SystemVerilog/Verilog HDL for RTL design.
  • Strong understanding of RTL design principles for complex SoC development.
  • Experience with static design checks, power and clock domain crossing, and synthesis.
  • Solid grasp of computer architecture and systems fundamentals, with hands-on experience in complex system design involving CPU, GPU, multimedia IP, interconnects, memory controllers, and high-performance peripherals.
  • Familiarity with UNIX environments and scripting languages such as Python, Perl, or UNIX shell scripting.
  • Ability to create specifications and documentation for complex designs.

Responsibilities

  • Participate in the specification, design, and verification of various subsystems and/or test chips.
  • Develop RTL and design intent deliverables, including SDC and UPF.
  • Integrate IPs and conduct various design checks.
  • Write portions of the micro-architecture specification.
  • Collaborate with the verification team to review test plans and assist in debugging design issues.
  • Work with the implementation team to optimize designs.
  • Plan work, track progress, and report status to ensure timely and high-quality delivery.

Skills

SystemVerilog/Verilog HDL
RTL design principles
Static design checks
Power/clock domain crossing
CPU/GPU/memory controllers
UNIX scripting (Python/Perl/Shell)

Tools

UPF
SDC

Job description

ARM in Cambridge is seeking a Senior/Staff Subsystem & SoC Design Engineer to contribute to frontend design of complex subsystems and tests. You will develop RTL, create design constraints (SDC/UPF), and collaborate with verification and implementation teams to optimize cross-domain designs for CPUs, GPUs, and high-performance peripherals.

The role emphasizes architecture knowledge, scripting in UNIX-like environments, and documentation of specifications while delivering high-quality designs on

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Subsystem & SoC RTL Design Engineer
Senior Subsystem & SoC RTL Design Engineer

CamWebDir • United Kingdom

Hybrid
GBP 90,000 - 130,000
Senior SoC Subsystem Design Architect
Senior SoC Subsystem Design Architect

Arm Limited • Cambridge

Hybrid
GBP 70,000 - 100,000
Staff Subsystem Design Engineer - Edge AI RTL/IP Expert
Staff Subsystem Design Engineer - Edge AI RTL/IP Expert

CamWebDir • United Kingdom

Hybrid
GBP 90,000 - 130,000
Senior Subsystem Design Engineer — RTL/IP Expert
Senior Subsystem Design Engineer — RTL/IP Expert

Arm Limited • Cambridge, Manchester, West of England, Sheffield

Remote
GBP 110,000 - 150,000
Subsystem & SoC Front-End RTL Engineer
Subsystem & SoC Front-End RTL Engineer

ARM • Cambridge

On-site
GBP 70,000 - 120,000
Senior/Staff Subsystem & Soc Design Engineer
Senior/Staff Subsystem & Soc Design Engineer

Arm • Cambridge

On-site
AUD 185,000 - 251,000
Competitive salary
Wellbeing programs
Flexible work
+2
Staff Subsystem RTL Architect
Staff Subsystem RTL Architect

Arm • Cambridge

Hybrid
GBP 97,000 - 132,000
Staff Subsystem & SoC Design Engineer
Staff Subsystem & SoC Design Engineer

CamWebDir • United Kingdom

Hybrid
GBP 90,000 - 130,000
Staff Subsystem Design Engineer - RTL/IP Lead
Staff Subsystem Design Engineer - RTL/IP Lead

Arm • Sheffield

Hybrid
GBP 97,000 - 132,000
Senior SoC Design Engineer: RTL, PCIe & DDR Lead
Senior SoC Design Engineer: RTL, PCIe & DDR Lead

CamWebDir • Manchester, Sheffield

Remote
GBP 65,000 - 90,000