Lead Debug, Trace & Profiling Architect

SiFive

Cambridge

On-site

GBP 70,000 - 95,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

SiFive is seeking a Hardware Design Technical Lead to architect and implement innovative debug, trace, and profiling hardware. This role is pivotal to accelerate the adoption of RISC-V architecture in SOC designs across diverse applications.

Qualified candidates will have deep knowledge in debug architectures and work collaboratively with cross-functional teams. This position offers the opportunity to contribute significantly to SiFive's cutting-edge processor core designs in an agile environment.

Qualifications

  • Knowledgeable in debug, trace, and profiling architecture.
  • Familiarity with debug interfaces, JTAG, and cJTAG.
  • Understanding of CPU architectures and SoC design.

Responsibilities

  • Architect, design, and implement debug, trace, and profiling hardware.
  • Collaborate with various teams for design specification.
  • Integrate new design content into SiFive's frameworks.
  • Conduct initial sandbox verification with the design verification team.
  • Create and maintain comprehensive documentation.

Skills

Debug architecture knowledge
Profiling techniques
JTAG interfaces
CPU architectures

Job description

SiFive is seeking a Hardware Design Technical Lead to architect and implement innovative debug, trace, and profiling hardware. This role is pivotal to accelerate the adoption of RISC-V architecture in SOC designs across diverse applications.

Qualified candidates will have deep knowledge in debug architectures and work collaboratively with cross-functional teams. This position offers the opportunity to contribute significantly to SiFive's cutting-edge processor core designs in an agile environment.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead Debug/Trace/Profiling Design Engineer
Lead Debug/Trace/Profiling Design Engineer

SiFive • Cambridge

On-site
GBP 70,000 - 95,000
RISC-V Debug, Trace & Profiling IP Architect
RISC-V Debug, Trace & Profiling IP Architect

SiFive • Cambridge

On-site
GBP 60,000 - 90,000
Debug/Trace/Profiling Design Engineer
Debug/Trace/Profiling Design Engineer

SiFive • Cambridge

On-site
GBP 60,000 - 90,000
Senior RTL Design Engineer — High-Performance RISC-V Core
Senior RTL Design Engineer — High-Performance RISC-V Core

SiFive • Cambridge

On-site
GBP 152,000 - 186,000
Principal Interconnect IP Design Engineer (RISC‑V/TileLink)
Principal Interconnect IP Design Engineer (RISC‑V/TileLink)

SiFive • Cambridge

On-site
GBP 172,000 - 212,000
Senior RISC-V RTL Design Engineer (Microarchitecture)
Senior RISC-V RTL Design Engineer (Microarchitecture)

SiFive • Cambridge

On-site
GBP 75,000 - 115,000
Staff RTL Design Engineer - CPU Midcore
Staff RTL Design Engineer - CPU Midcore

SiFive • Cambridge

On-site
GBP 75,000 - 115,000
Interconnect Design Engineer
Interconnect Design Engineer

SiFive • Cambridge

On-site
GBP 117,809 - 143,989
Healthcare
Retirement plans
Paid time off
Senior RTL Design Engineer — RISC-V Core Architect
Senior RTL Design Engineer — RISC-V Core Architect

SiFive • Cambridge

On-site
GBP 117,000 - 143,000
Principal Interconnect Design Engineer
Principal Interconnect Design Engineer

SiFive • Cambridge

On-site
GBP 172,000 - 212,000