Senior FPGA/SoC Hardware Design Engineer — Hybrid & Relocation

GMV

Tres Cantos

Híbrido

EUR 40.000 - 60.000

Jornada completa

14 días+
Generador de candidaturas

Una candidatura hecha para este puesto de trabajo: un currículum y una carta de presentación adaptados que responden directamente a la oferta.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Health, dental and accident insurance
Flexible working hours
Wellbeing program

Descripción de la vacante

GMV in Tres Cantos, Spain is seeking a hardware engineer with expertise in FPGA development to lead projects and mentor junior team members. You will work on architecture definition and perform critical system optimizations.

The role offers a hybrid working model, flexible hours, and a personalized career development plan, including training support. Additionally, health benefits and a competitive compensation package will be provided.

Formación

  • Expertise in hardware engineering with FPGA development experience.
  • Proficient in advanced VHDL/Verilog and synthesis tools.
  • Knowledge of high-speed interfaces and modular/IP design.

Responsabilidades

  • Lead FPGA/SoC based hardware design projects.
  • Define architecture and perform resource optimization.
  • Mentor junior engineers and create technical documentation.

Conocimientos

FPGA development
VHDL/Verilog
C++ or Rust
Python
GIT

Herramientas

Vivado
Quartus
ModelSim
QuestaSim

Descripción del empleo

GMV in Tres Cantos, Spain is seeking a hardware engineer with expertise in FPGA development to lead projects and mentor junior team members. You will work on architecture definition and perform critical system optimizations.

The role offers a hybrid working model, flexible hours, and a personalized career development plan, including training support. Additionally, health benefits and a competitive compensation package will be provided.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Junior FPGA & SoC Hardware Engineer – Firmware
Junior FPGA & SoC Hardware Engineer – Firmware

GMV • Tres Cantos

Híbrido
EUR 45.000 - 65.000
Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs
Senior Hardware Design Engineer (Fpga)
Senior Hardware Design Engineer (Fpga)

Gmv • Madrid

Híbrido
EUR 70.000 - 100.000
Telework 8 weeks
Flexible hours
Career development
+2
Junior SOC FPGA & Firmware Engineer - Hybrid, Growth Path
Junior SOC FPGA & Firmware Engineer - Hybrid, Growth Path

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Competitive compensation
Hybrid working model
Wellbeing program
+1
Senior FPGA Hardware Engineer – Hybrid, Flexible Hours
Senior FPGA Hardware Engineer – Hybrid, Flexible Hours

Indra Group • Torrejón de Ardoz

Híbrido
EUR 50.000 - 70.000
Flexible hours
Open culture
Career acceleration
+2
Senior Hardware Design Engineer (FPGA)
Senior Hardware Design Engineer (FPGA)

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Health, dental and accident insurance
Flexible working hours
Wellbeing program
FPGA and SoC Digital Electronics Engineer
FPGA and SoC Digital Electronics Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
Senior FPGA Engineer — Hybrid (Barcelona)
Senior FPGA Engineer — Hybrid (Barcelona)

Script & Dot • Barcelona

Híbrido
EUR 60.000 - 100.000
Hybrid work Barcelona
6-month contract
Potential for extension
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Remote FPGA Engineer for SpaceTech: RTL/VHDL & Verification
Remote FPGA Engineer for SpaceTech: RTL/VHDL & Verification

GMV Spain • Pontevedra

Híbrido
EUR 40.000 - 60.000
Health, dental, and accident insurance
Free fruit and lunch every Friday
Personalized career plan development
Embedded RTL Engineer – ASIC/FPGA Innovation
Embedded RTL Engineer – ASIC/FPGA Innovation

GMV Spain • Madrid

Híbrido
EUR 50.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program