Junior FPGA & SoC Hardware Engineer – Firmware

GMV

Tres Cantos

Híbrido

EUR 45.000 - 65.000

Jornada completa

14 días+

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs

Descripción de la vacante

GMV in Tres Cantos, Spain, is seeking software engineering graduates to join their Receiver team. You will work on the design of digital hardware and firmware in FPGA/SoC embedded systems, contributing to both current and future projects.

The company offers a hybrid work model, competitive compensation, and supports career development with training and international mobility opportunities. Additionally, you will benefit from a well-being program including health insurance and flexible working hours.

Formación

  • Graduates in software engineering with an interest in VHDL/Verilog.
  • Knowledge in FPGA development and scripting is required.
  • Previous experience with digital hardware design is valued.

Responsabilidades

  • Participate in design of digital hardware and firmware.
  • Involved in coding and verification of FPGA/SoC systems.
  • Resource optimization and technical documentation.

Conocimientos

VHDL/Verilog
FPGA development tools
Scripting (Python, TCL, Shell)
C/C++/Rust
Functional verification

Educación

Software engineering degree

Herramientas

Vivado
ModelSIM
Matlab/Simulink
GIT

Descripción del empleo

If you dream about spending the day on the Moon, but you are one of those who get sick on bendy drives... Your place is here!

We are expanding our teams in the space sector.

We´ll get to the point; we'll tell you what's not on the web. If you want to know more about us go to GMV website.

WHAT CHALLENGE WILL YOU BE TAKING ON?

You will join the Receiver team to participate in the design of digital hardware and firmware in FPGA/SoC based embedded systems. This position is oriented towards long term collaboration on projects in the Receivers and equipment unit, with participation in current and future developments.

Functions:

  • Coding in VHDL/Verilog.
  • Verification by testbenches
  • Code coverage checking
  • Synthesis, implementation, bitstream generation
  • Resource optimization, process automation and technical documentation.

WHAT DO WE NEED IN OUR TEAM?

For this position, we are looking for software engineering graduates with background and interest in VHDL/Verilog, FPGA development tools (Vivado, ModelSIM), synthesis and implementation, scripting (Python, TCL, Shell), C/C++/Rust, functional verification.

We will also value previous experience, and knowledge of standard interfaces (SPI, I2C, Ethernet, etc.), Matlab/Simulink, resource optimization, digital/analog HW design, signal processing, version control (GIT).

WHAT DO WE OFFER?

🕑 Hybrid working model and 8 weeks per year of teleworking outside your usual geographical area.

💻 Flexible start and finish times, and intensive working hours Fridays and in summer.

🚀 Personalized career plan development, training and language learning support.

🌍 National and international mobility. Do you come from another country? We can offer you a relocation package.

💰 Competitive compensation with ongoing reviews, flexible compensation and discount on brands.

💪Wellbeing program: Health, dental and accident insurance; free fruit and coffee, physical, mental and financialhealth training, and much more!

⚠️ In our recruitment processes you will always have telephone and personal contact, face-to-face or online, with our talent acquisition team. In addition, bank transfers and bank cards will never be requested. If you are contacted through any other process, please write to our team at privacy@gmv.com

❤️We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

WHAT ARE YOU WAITING FOR? JOIN US

If you have any questions please do not hesitate to contact Ignacio Martínez de Salinas, in charge of this vacancy.

Ignacio Martínez de Salinas

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Junior SOC FPGA & Firmware Engineer - Hybrid, Growth Path
Junior SOC FPGA & Firmware Engineer - Hybrid, Growth Path

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Competitive compensation
Hybrid working model
Wellbeing program
+1
Senior FPGA/SoC Hardware Design Engineer — Hybrid & Relocation
Senior FPGA/SoC Hardware Design Engineer — Hybrid & Relocation

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Health, dental and accident insurance
Flexible working hours
Wellbeing program
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Competitive compensation
Hybrid working model
Wellbeing program
+1
FPGA and SoC Digital Electronics Engineer
FPGA and SoC Digital Electronics Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
Space-Grade Embedded Software Engineer (FPGA/AI)
Space-Grade Embedded Software Engineer (FPGA/AI)

GMV • Tres Cantos

Híbrido
EUR 40.000 - 70.000
Hybrid working model
Training and language learning support
Health, dental, and accident insurance
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV • Tres Cantos

Híbrido
EUR 45.000 - 65.000
Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs
Remote FPGA Engineer for SpaceTech: RTL/VHDL & Verification
Remote FPGA Engineer for SpaceTech: RTL/VHDL & Verification

GMV Spain • Pontevedra

Híbrido
EUR 40.000 - 60.000
Health, dental, and accident insurance
Free fruit and lunch every Friday
Personalized career plan development
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Space GNSS Hardware Design Engineer
Space GNSS Hardware Design Engineer

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Health, dental, and accident insurance
Flexible start and finish times
Training and career development support
+1
Senior Hardware Design Engineer (FPGA)
Senior Hardware Design Engineer (FPGA)

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Health, dental and accident insurance
Flexible working hours
Wellbeing program