Asic Design Engineer

Gmv

Guadalajara

Híbrido

EUR 55.000 - 75.000

Jornada completa

Hace 7 días
Sé de los primeros/as/es en solicitar esta vacante

Recibe más respuestas de empleadores

Envía un currículum específico para el puesto de trabajo en cuestión de minutos.

Ventajas ofrecidas por este puesto de trabajo

Hybrid working model
Relocation package
Wellbeing program: health, dental and\

Descripción de la vacante

GMV is expanding its GNSS-User Segment Navigation team in Castilla-La Mancha, Spain. You will help migrate architecture from Xilinx MPSoC/FPGA to an ASIC solution and contribute to RTL development, verification and ASIC flow with a strong emphasis on accuracy and innovation.

Ideal candidates have a background in digital hardware design and experience with SystemVerilog, UVM and related tools, plus embedded ARM/RISC-V processors and HW/SW partitioning.

Formación

  • Graduates in Electronic Engineering, Telecommunications, Computer Science or similar with digital hardware specialization.
  • Knowledge of digital RTL design, FPGA/SoC architectures, internal buses and IP integration.
  • Experience with ASIC flow, simulation and synthesis tools; SystemVerilog/UVM assertions or cocotb.

Responsabilidades

  • Define and evolve target ASIC architecture.
  • Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
  • Analyze and optimize internal interfaces (buses, memories, clocks).
  • Participate in functional verification, simulation and debugging.
  • Contribute to ASIC flow: synthesis, timing, CDC/RDC, DFT and design closure.
  • Document architecture, decisions and validation results.

Conocimientos

Digital RTL design
FPGA
SoC / MPSoC architectures
Internal buses
IP integration
Functional verification
SystemVerilog/UVM/Assertions/cocotb
ARM/RISC-V processors
HW/SW partitioning

Educación

Electronic Engineering or Telecommunications or Computer Science degree

Herramientas

Synopsys
Cadence
Siemens EDA
Vivado
Vitis

Descripción del empleo

ASIC Design Engineer GMV viñuelas, castilla la mancha, Spain

Descripción del trabajo

ASIC Design Engineer | Job DetailsAre you looking for an innovative and consolidated place for your professional development? GMV is an experienced technology group and…We are expanding our teams in the GNSS-User Segment Navigation unit to take on projects related to receivers technology.Well get to the point; we'll tell you what's not on the web. If you want to know more about us go to GMV website.

WHAT CHALLENGE WILL YOU BE TAKING ON?

As part of the GMV Receivers team, you will have a key role in projects related to receiver technology, contributing to the development of projects and products with strong involvement in R&D activities. You will participate in migrating an arquitecture currently implemented on Xilinx MPSoC / FPGA to an ASIC solution. Additionally, you will have the opportunity to work on the analysis of the existing design, identification of reusable blocks, adaptation of the hardware architecture, and definition of the ASIC implementation flow.

  • Define and evolve the target architecture for ASIC.
  • Develop and adapt RTL blocks (VHDL/Verilog/SystemVerilog).
  • Analyze and optimize internal interfaces (buses, memories, synchronization, clocks, and resets)
  • Participate in functional verification, simulation, and design debugging.
  • Contribute to the ASIC flow: synthesis, timing analysis, CDC/RDC, DFT, and design closure.
  • Document architecture, technical decisions, and validation results.
WHAT DO WE NEED IN OUR TEAM?

For this role, we are looking for graduates in Electronic Engineering, Telecommunications, Computer Science, or similar, with a specialization in the field of digital hardware programming.Additionally, we are seeking profiles with knowledge of digital RTL design, FPGA , SoC or MPSoC architectures, internal buses, IP integration, and functional verification; as well as previous experience in ASIC flow and handling simulation and synthesis tools.We will also value previous knowledge of STA, DFT, scan, low-power, UPF, floorplanning or backend; verification with SystemVerilog, UVM, assertions or cocotb; embedded ARM/RISC-V processors and hardware/software partitioning; and experience with Synopsys, Cadence, Siemens EDA, Vivado, or Vitis tools.

WHAT DO WE OFFER?

Hybrid working model and 8 weeks per year of teleworking outside your usual geographical area.Flexible start and finish times, and intensive working hours Fridays and in summer. Personalized career plan development, training and language learning support. National and international mobility. Do you come from another country? We can offer you a relocation package.Competitive compensation with ongoing reviews, flexible compensation and discount on brands. Wellbeing program: Health, dental and accident insurance; free fruit and coffee, physical, mental and financialhealth training, and much more! In our recruitment processes you will always have telephone and personal contact, face-to-face or online, with our talent acquisition team. In addition, bank transfers and bank cards will never be requested. If you are contacted through any other process, please write to our team at

We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

If you have any questions please do not hesitate to contact Carolina Barber Caso, in charge of this vacancy.Carolina Barber Caso

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

ASIC Design Engineer
ASIC Design Engineer

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Embebbed software engineer
Embebbed software engineer

GMV Spain • Madrid

Híbrido
EUR 50.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program
ASIC Design Engineer - RTL/Verilog, Hybrid & Relocation
ASIC Design Engineer - RTL/Verilog, Hybrid & Relocation

Gmv • Guadalajara

Híbrido
EUR 55.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program: health, dental and\
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation
ASIC Design Engineer — RTL/Verilog, Hybrid Work & Relocation

GMV • Tres Cantos

Híbrido
EUR 35.000 - 50.000
Flexible start and finish times
National and international mobility
Wellbeing program
Embedded RTL Engineer – ASIC/FPGA Innovation
Embedded RTL Engineer – ASIC/FPGA Innovation

GMV Spain • Madrid

Híbrido
EUR 50.000 - 75.000
Hybrid working model
Relocation package
Wellbeing program
FPGA and SoC Digital Electronics Engineer
FPGA and SoC Digital Electronics Engineer

GMV • Tres Cantos

Híbrido
EUR 40.000 - 60.000
Hybrid working model
Flexible start and finish times
Personalized career plan
+3
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV Spain • Madrid

Híbrido
EUR 30.000 - 45.000
Competitive compensation
Hybrid working model
Wellbeing program
+1
RF & Signal Processing Engineer (Space systems)
RF & Signal Processing Engineer (Space systems)

GMV Spain • Madrid

Híbrido
EUR 55.000 - 75.000
Hybrid working model
Relocation package
Language learning support
+2
Electronics design engineer (Space systems)
Electronics design engineer (Space systems)

GMV Spain • Madrid

Híbrido
EUR 42.000 - 66.000
Hybrid working model
Relocation package
Language learning support
+1
Junior Hardware Engineer (SOC - FPGA and Firmware)
Junior Hardware Engineer (SOC - FPGA and Firmware)

GMV • Tres Cantos

Híbrido
EUR 45.000 - 65.000
Health, dental and accident insurance
Free fruit and coffee
Wellbeing training programs