IC/FPGA Design Verification Engineer, Sr Staff

QUALCOMM, Inc.

Ottawa

On-site

CAD 120,000 - 180,000

Full time

3 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Qualcomm Canada ULC is seeking an experienced Senior Staff ASIC/FPGA Design Verification Engineer in Ottawa. You will define and verify IP blocks and subsystems for high-speed interconnects, collaborate with architecture, design and software teams, and mentor engineers to uphold verification best practices.

The role emphasizes leadership in verification architectures, test planning, and advanced AI-inspired verification methods, with a focus on delivering reliable, high-performance hardware IP

Qualifications

  • MSc/MEng with 7+ years of ASIC/FPGA design and verification experience.
  • BSc/BEng with 10+ years of ASIC/FPGA experience.
  • PhD with 4+ years of ASIC design/verification experience.

Responsibilities

  • Deliver IP blocks and subsystems for PCIe Gen7, CXL 4.0, UALink, Ethernet and related interconnects.
  • Provide technical leadership for verification across IP, subsystem, and system levels.
  • Architect and document scalable verification environments using SystemVerilog and UVM.
  • Develop verification plans and drive closure to meet coverage goals.
  • Drive debugging, bug tracking and root-cause analysis through to resolution.
  • Collaborate with architecture, design, software and validation teams.

Skills

SystemVerilog
UVM
Constrained-random
Coverage-driven verification
High-speed interconnect
Technical leadership
Communication
Problem-solving

Education

MSc/MEng or higher in relevant field
BSc/BEng in relevant field
PhD in Science/Engineering (optional)

Tools

Siemens/Avery PCIe VIP
Cadence PCIe VIP
Synopsys PCIe VIP

Job description

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

Replacement Position

Senior Staff ASIC/FPGA Design Verification Engineer
What You'll Do
  • Deliver standards-compliant IP blocks and subsystems for PCIe Gen7 (and beyond), CXL 4.0 (and beyond), UALink, Ethernet, and next-generation high-speed interconnect ASICs and FPGAs.
  • Provide technical leadership for verification activities across IP, subsystem, and system-level designs.
  • Architect, develop, and document scalable verification environments using SystemVerilog and UVM.
  • Develop comprehensive verification test plans and drive verification closure.
  • Develop, debug, and optimize complex test cases to achieve functional and coverage goals.
  • Drive bug tracking, root-cause analysis, and issue resolution from discovery through closure.
  • Improve engineering productivity through advanced tools, AI-driven verification techniques, automation, and scripting solutions.
  • Collaborate closely with architecture, design, software, validation, and customer teams to ensure successful product execution.
  • Mentor junior and senior engineers, promoting technical excellence and verification best practices across the organization.
What You'll Need
  • MSc/MEng with 7+ years of experience, or BSc/BEng with 10+ years of experience in ASIC or FPGA development and verification.
  • Deep knowledge of high-speed communication and interconnect protocols such as PCIe, CXL, UALink, and Ethernet.
  • Expert-level experience with SystemVerilog, UVM, constrained-random, and coverage-driven verification methodologies.
  • Strong understanding of IP, subsystem, and SoC-level verification.
  • Extensive experience with simulation, debugging, verification closure, functional coverage, and assertion-based verification.
  • Excellent technical leadership, communication, and problem-solving skills.
  • Ability to influence technical direction and drive alignment across cross-functional teams.
It'd Be Amazing If You Had
  • Experience with PCIe Gen5/6/7 or CXL 3.0/4.0 from Physical Layer through Transaction Layer.
  • Experience with UALink and next-generation AI/HPC interconnect technologies.
  • Experience using PCIe/CXL VIPs from Siemens/Avery, Cadence, or Synopsys.
  • Experience leveraging AI-based approaches to improve verification productivity, test generation, debug, and coverage closure.
  • Experience with formal verification, emulation, or FPGA prototyping.
  • Experience defining or deploying verification methodologies used across multiple projects or teams.
About You
  • Recognized as a technical leader who drives execution and delivers results.
  • Strong mentoring and coaching skills with a passion for developing engineers.
  • Detail-oriented with exceptional analytical and problem-solving abilities.
  • Committed to engineering excellence, quality, and continuous improvement.
  • Self-motivated, self-managing, and accountable for project outcomes.
Applicants:

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-adcommodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC/FPGA Design Verification Engineer, Senior
ASIC/FPGA Design Verification Engineer, Senior

QUALCOMM, Inc. • Ottawa

On-site
CAD 154,000 - 225,000
Annual bonus program
RSU grants
Benefits package
RTL Design Engineer, Sr Staff
RTL Design Engineer, Sr Staff

Qualcomm • Toronto

On-site
CAD 100,000 - 130,000
Competitive compensation
Career growth opportunities
High-impact, fast-paced environment
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

Qualcomm • Toronto

On-site
CAD 130,000 - 180,000
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

On-site
CAD 130,000 - 180,000
Senior Director, Technology Ottawa, Ontario, Canada ASICS Engineering Posted a day ago
Senior Director, Technology Ottawa, Ontario, Canada ASICS Engineering Posted a day ago

Qualcomm • Ottawa

On-site
CAD 140,000 - 210,000
Design Verification Engineer, Senior Staff
Design Verification Engineer, Senior Staff

Qualcomm • Toronto

On-site
CAD 100,000 - 140,000
Design Verification Engineer, Senior Staff
Design Verification Engineer, Senior Staff

MaC VC • Toronto

On-site
CAD 120,000 - 180,000
Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

QUALCOMM, Inc. • Markham

On-site
CAD 130,000 - 180,000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000
Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

Qualcomm • Markham

On-site
CAD 130,000 - 180,000
RSU grants
Annual discretionary bonus
Benefits package