Design Verification Engineer, Senior Staff

MaC VC

Toronto

On-site

CAD 120,000 - 180,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Qualcomm Canada ULC is seeking a Senior Staff Design Verification Engineer to lead verification architecture for DSP products and full-chip SoC validation. You will drive test planning, UVM environments, and post-silicon bring-up support, coordinating with cross-functional teams worldwide.

The role requires 10+ years in ASIC/SoC verification, strong SystemVerilog/UVM skills, and experience with DSP and SerDes architectures.

Qualifications

  • Bachelor's degree in Science, Engineering, or related field with 6+ years of ASIC/SoC design verification experience.
  • Master's degree in Science, Engineering, or related field with 5+ years of ASIC design verification experience.
  • PhD in Science, Engineering, or related field with 4+ years of ASIC design verification experience.

Responsibilities

  • Architect, develop, and maintain SystemVerilog/UVM verification environments for DSP products and full-chip SoC verification.
  • Lead verification of DSP functionality, datapaths, control logic, and system-level integration.
  • Verify SerDes calibration, CDR/PLL control, equalization, lane configuration, and deskew.
  • Own SoC-level verification planning and closure for resets, clocking, and high-speed datapaths.
  • Lead ATE functional test development across DSP, SerDes, SoC, and related hardware subsystems.
  • Collaborate with Design, DFT, Firmware, Silicon Validation, and ATE teams to transition test content to silicon and production.
  • Drive coverage and regression metrics, debug complex multi-clock/multi-power-domain issues.
  • Provide technical leadership, mentoring, and improved regression automation.

Skills

SystemVerilog/UVM
DSP verification
SoC verification
SerDes interfaces
ATE test development
Python scripting
Leadership

Education

Bachelor's degree in STEM
Master's degree in STEM
PhD in STEM

Tools

VCS/Verdi
Xcelium
Questa

Job description

Company

Qualcomm Canada ULC

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.

OR

Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.

OR

PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

About The Role

We are seeking a Senior Staff Design Verification Engineer to lead verification architecture and execution for DSP products, high-speed SerDes integration, full-chip SoC verification, and pre-silicon ATE functional test validation. This role will drive verification closure from test planning and UVM environment development through production-oriented ATE vector signoff and post-silicon bring-up support.

What You'll Do
  • Architect, develop, and maintain scalable SystemVerilog/UVM verification environments for DSP products, SerDes subsystems, SoC interconnects, and full-chip integration.
  • Lead verification of DSP functionality, datapaths, control logic, configuration, performance modes, error handling, and system-level integration.
  • Verify SerDes integration, including calibration flows, CDR/PLL control, equalization, lane configuration, deskew, loopback, and digital interface behavior.
  • Own SoC-level verification planning and closure for reset/boot flows, clocking, power states, interrupts, CDC/RDC, register access, and high-speed datapaths.
  • Lead ATE functional test development across DSP, SerDes, SoC, and related hardware subsystems, including simulation, debug, qualification, and production vector signoff.
  • Partner with Design, DFT, Firmware, Silicon Validation, Product Engineering, and ATE teams to transition test content from simulation to silicon and production environments.
  • Drive metric-based verification closure across functional coverage, code coverage, assertions, and regression results.
  • Debug complex multi-clock, multi-power-domain, RTL, testbench, firmware, and system integration issues.
  • Provide technical leadership, mentor engineers, and improve regression efficiency, automation, and debug methodologies.
What You'll Need
  • 10+ years of ASIC/SoC design verification experience.
  • Strong hands-on expertise with SystemVerilog and UVM, including testbench architecture, sequences, agents, monitors, scoreboards, checkers, and coverage development.
  • Experience verifying DSP products, complex SoC subsystems, full-chip integration, and high-speed interfaces.
  • Strong understanding of SerDes digital integration, including PMA/PCS interfaces, calibration, training, equalization, clocking, resets, and lane management.
  • Experience developing or validating functional test content for ATE, production test, silicon bring-up, or post-silicon validation.
  • Proficiency with industry-standard simulation, debug, and coverage tools such as VCS/Verdi, Xcelium, or Questa.
  • Strong scripting and automation skills using Python, Perl, Bash, Make, or similar tools.
  • Proven ability to lead technical execution across cross-functional and geographically distributed teams.
Preferred Qualifications
  • Experience with DSP architectures, signal-processing datapaths, communications products, or high-throughput data processing blocks.
  • Knowledge of high-speed protocols such as PCIe, CXL, Ethernet, or custom multi-gigabit PHYs.
  • Experience correlating pre-silicon simulation results with post-silicon lab validation or ATE fallout.
  • Familiarity with UPF-based power-aware simulation and formal/property verification using SVA or JasperGold.
  • Experience improving regression infrastructure, failure triage, and automated debug workflows.
Applicants

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies

Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer, Senior Staff
Design Verification Engineer, Senior Staff

Qualcomm • Toronto

On-site
CAD 100,000 - 140,000
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

Qualcomm • Toronto

On-site
CAD 130,000 - 180,000
IC/FPGA Design Verification Engineer, Sr Staff
IC/FPGA Design Verification Engineer, Sr Staff

QUALCOMM, Inc. • Ottawa

On-site
CAD 120,000 - 180,000
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

On-site
CAD 130,000 - 180,000
Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

Qualcomm • Markham

On-site
CAD 130,000 - 180,000
RSU grants
Annual discretionary bonus
Benefits package
Analog Engineer, Principal
Analog Engineer, Principal

Qualcomm • Toronto

On-site
CAD 160,000 - 230,000
RTL Design Engineer, Sr Staff
RTL Design Engineer, Sr Staff

Qualcomm • Toronto

On-site
CAD 100,000 - 130,000
Competitive compensation
Career growth opportunities
High-impact, fast-paced environment
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

MaC VC • Markham

On-site
CAD 185,000 - 256,000
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

On-site
CAD 124,200 - 174,200
Competitive benefits package
RSU grants
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000