Digital Design Verification Engineer, Staff

Qualcomm

Toronto

On-site

CAD 130,000 - 180,000

Full time

7 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Qualcomm Canada ULC in Toronto is seeking an experienced ASIC Engineer to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP development for high performance, low power products. You will collaborate across cross-functional groups to determine product execution path, with a focus on end-to-end verification and IP delivery.

The role requires strong expertise in Verilog/SystemVerilog, UVM, and constrained-random verification, plus exposure to

Qualifications

  • Bachelor's degree in Science/Engineering or related field with 4+ years ASIC experience.
  • Master's degree with 3+ years ASIC experience.
  • PhD with 2+ years ASIC experience.

Responsibilities

  • Own end-to-end verification of new features and optimizations.
  • Verify designs supporting Ethernet and PCIe protocols.
  • Prove designs for function, performance and power.
  • Build/enhance testbenches and analyze simulation failures.
  • Collaborate with cross-functional teams to plan verification activities.
  • Lead and coordinate tasks with team members during projects.

Skills

Verilog/SystemVerilog
UVM
Constrained-random verification
Formal verification
Linux/Unix
Python
C/C++
Scripting

Education

Bachelor's degree in Science/Engineering
Master's degree in Science/Engineering
PhD in Science/Engineering

Tools

Verilog
SystemVerilog
UVM
Constrained-random
Formal verification
Linux/Unix

Job description

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path. Replacement Position

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
High-Speed Interconnect (HSI) Digital Design Verification Engineer (Staff)

Our HSI organization develops leading-edge high-speed SerDes IP for Qualcomm’s diverse roadmap with a primary focus on High-Performance Compute and Data Center applications. We are looking for an experienced and enthusiastic Digital Design Verification Engineer to join our dynamic team of talented innovators.

What you will do:
  • Own the end-to-end verification of new features and optimizations
  • Verify designs which support next-generation protocols such as Ethernet and PCIe
  • Prove designs for function, performance and power
  • Employ AI-enabled tools and infrastructure to accelerate development
  • Assess design requirements/specifications and devise verification plans
  • Build/enhance testbenches and analyze simulation failures
  • Integrate 3rd party VIPs for compliance testing of standard protocols
  • Contribute towards the continuous improvement of verification methodologies and processes
  • Work with technical and project managers to create development plans and schedules
  • Take on opportunities to lead, plan, and coordinate tasks with team members
  • Support post-silicon validation and bring-up activities including debug and documentation
  • Collaborate cross-functionally with design verification, design integration, systems, analog, firmware/software, physical design, SoC, and project management teams
What you will need:
  • ASIC design verification experience including coding in Verilog/SystemVerilog
  • An applied understanding of UVM and verification techniques
  • Experience with constrained-random verification in SystemVerilog and UVM
  • Formal Verification and Power-aware verification techniques
  • Tools/languages: Verilog/System Verilog, Python, Perl, C/C++, GNU Make, EDA tools
  • Working knowledge of scripting and the Linux/Unix environment
  • Proven problem solving and analytical skills
  • Proven effective communication and organizational skills
  • Experience delivering multiple parallel programs on schedule
  • Strong initiative and independently capable of driving tasks to completion
  • Technical leadership skills to own new initiatives end-to-end
  • Experience with Ethernet, PCIe, SerDes PHY, DSP, and mixed-signal IP is highly desirable
Applicants:

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$129,600.00 - $179,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

Hybrid
CAD 130,000 - 180,000
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Qualcomm • Vancouver

On-site
CAD 105,000 - 155,000
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago
Validation Engineer, Senior Toronto, Ontario, Canada ASICS Engineering Flexible Location Posted a day ago

Qualcomm • Toronto

Hybrid
CAD 105,000 - 155,000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

On-site
CAD 146,000 - 217,000
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package
Senior Compute Subsystem Verification Engineer
Senior Compute Subsystem Verification Engineer

Qualcomm • Markham

On-site
CAD 108,000 - 158,000
Annual discretionary bonus
RSU grants
Benefits package
Silicon Validation Engineer, Electrical and Optical Systems - (all levels)
Silicon Validation Engineer, Electrical and Optical Systems - (all levels)

Qualcomm • Ottawa

On-site
CAD 108,000 - 158,000
Bleeding Edge Technology
Cross Functional Collaboration
State-of-the-Art Lab
+3
Physical Design Engineer, Staff
Physical Design Engineer, Staff

Qualcomm • Toronto

On-site
CAD 124,000 - 174,000
Discretionary bonus program
RSU grants
Benefits package
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

On-site
CAD 124,000 - 175,000
Competitive benefits package
RSU grants
ASICS Design Verification Engineer
ASICS Design Verification Engineer

Nutanix • Markham

On-site
CAD 105,000 - 155,000
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

On-site
CAD 124,000 - 175,000