Staff Verification Engineer, Compute Subsystems

QUALCOMM, Inc.

Markham

Presencial

CAD 130.000 - 180.000

Jornada completa

14 días+

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Descripción de la vacante

Qualcomm Canada ULC is seeking an experienced ASIC design/verification engineer to join the Engineering Group in Markham. You will collaborate with design, architects, and verification leads to develop verification strategies for multimedia and compute subsystems and to create robust test plans.

The role requires strong UVM and SystemVerilog skills, experience with AXI/AHB bus protocols, and the ability to develop C reference models.

Formación

  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Responsabilidades

  • Work closely with design, architects, and verification leads to develop the multimedia and compute subsystem integration verification strategy and test plan
  • Create verification environment using UVM/System Verilog
  • Resolve architecture, design, or verification problems by applying sound ASIC engineering practices with minimal supervision
  • Write tests and regressions to identify any bugs in own work and helps more junior team members do the same
  • Develop C reference model
  • Interpret the results of performance checks and identify issues
  • Communicate directly with lead on any significant deviations from the Plan of Record for assigned block in a timely manner
  • Perform RTL code coverage, assertion coverage, functional coverage, and gate level simulations
  • Employ power aware verification technique to verify low power design features
  • Identify opportunity for productivity improvements. Drive and adopt new verification methodologies and flows for efficiency improvements

Conocimientos

UVM
SystemVerilog
Bus protocols (AXI/AHB)
Perl
Python
Testbench development
Communication skills

Educación

Bachelor's degree in Science/Engineering
Master's degree in Science/Engineering
PhD in Science/Engineering

Herramientas

C reference model

Descripción del empleo

Company:

Qualcomm Canada ULC

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

Are you a creative engineer looking for challenges? Want to develop technologies that improve people’s everyday life?

Minimum Qualifications:
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Responsibilities:
  • Work closely with design, architects, and verification leads to develop the multimedia and compute subsystem integration verification strategy and test plan
  • Create verification environment using UVM/System Verilog
  • Resolve architecture, design, or verification problems by applying sound ASIC engineering practices with minimal supervision
  • Write tests and regressions to identify any bugs in own work and helps more junior team members do the same
  • Develop C reference model
  • Interpret the results of performance checks and identify issues
  • Communicate directly with lead on any significant deviations from the Plan of Record for assigned block in a timely manner
  • Perform RTL code coverage, assertion coverage, functional coverage, and gate level simulations
  • Employ power aware verification technique to verify low power design features
  • Identify opportunity for productivity improvements. Drive and adopt new verification methodologies and flows for efficiency improvements
Required Competencies:
  • Thorough understanding of Digital design concepts
  • Strong UVM, System Verilog skills
  • Understanding of Bus protocols like AHB/AXI
  • Perl, python scripting experience
  • Quick understanding of Specs and Standards and developing relevant and thorough test plans
  • Experienced in developing monitors, scoreboards, sequencers and sequences and various aspects of the UVM testbenches
  • Candidates should be comfortable checking builds, navigating test benches, analyzing coverage, and adding or enabling extra debug
  • Strong communication skills and works well in a team environment
Qualifications:
  • 5+ years ASIC design, verification, or related work experience.
Applicants:

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:
  • $129,600.00 - $179,600.00
  • The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.
Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Staff Verification Engineer, Compute Subsystems
Staff Verification Engineer, Compute Subsystems

QUALCOMM, Inc. • Markham

Presencial
CAD 130.000 - 180.000
RSU grants
Annual discretionary bonus
Benefits package
Verification Engineer (Engineer–Senior Level)
Verification Engineer (Engineer–Senior Level)

Qualcomm • Toronto

Presencial
CAD 108.000 - 158.000
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

Qualcomm • Toronto

Presencial
CAD 130.000 - 180.000
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering
Digital Design Verification Engineer, Staff Toronto, Ontario, Canada ASICS Engineering

Qualcomm • Toronto

Presencial
CAD 130.000 - 180.000
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

Presencial
CAD 124.200 - 174.200
Competitive benefits package
RSU grants
SOC Design Engineer
SOC Design Engineer

Qualcomm • Markham

Presencial
CAD 130.000 - 180.000
Sr ASIC Design Verification Engineer, Low Power AI
Sr ASIC Design Verification Engineer, Low Power AI

QUALCOMM, Inc. • Markham

Presencial
CAD 108.000 - 180.000
Validation Engineer, Senior
Validation Engineer, Senior

Qualcomm • Toronto

Presencial
CAD 146.631 - 216.522
Annual discretionary bonus
Opportunity for RSU grants
Comprehensive benefits package
Digital Design Verification Engineer, Staff
Digital Design Verification Engineer, Staff

QUALCOMM, Inc. • Canadá

Presencial
CAD 183.000 - 253.000
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)
Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)

Qualcomm • Markham

Presencial
CAD 124.200 - 174.200