Design Verification Engineer

MindSource; Ottawa; On-site; CAD 80,000 - 120,000; Full time

Job summary

A leading company in Information Technology is seeking a mid-senior level engineer for a 12-month contract in Ottawa. The role involves developing and maintaining tests for functional verification, leading IPs in Control Fabric, and providing technical support. Candidates should have a Bachelor's degree and at least 5 years of experience, with proficiency in UVM, SystemVerilog, and C/C++. This position offers an opportunity to work on next-generation IP and contribute to innovative projects.

Qualifications

• 5+ years of experience required.
• Proficiency in C/C++.
• Experience with SystemVerilog and UVM.

Responsibilities

• Develop and maintain tests for functional verification with UVM.
• Build testbench components to support next-generation IP.
• Provide technical support to other teams.

Skills

UVM

SystemVerilog

C

C++

Education

Bachelor's degree in computer engineering or electrical engineering

Tools

Perl

Ruby

Makefile

Job description

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from MindSource

Duration: 12 Months

Job Type: Contract

Work Type: Onsite

Key Responsibilities:

• Develop and maintain tests for functional verification with UVM verification at the subsystem level.
• Build testbench components to support the next-generation IP.
• Maintain or improve current test libraries to support IP-level testing.
• Technically lead IPs in Control Fabric.
• Have exposure to AXI protocol and Bootcode Verification.
• Provide technical support to other teams.

Preferred Experience:

• 5+ years of experience required.
• Proficiency in C/C++.
• Experience with SystemVerilog and UVM.
• Scripting knowledge in Perl, Ruby, and Makefile.
• Familiarity with SystemVerilog and modern verification libraries like UVM.

Academic Credentials:

• Bachelor's (required) or Master's degree in computer engineering or electrical engineering.

Top Priority Skills:

• UVM, SystemVerilog, C, and C++.

Seniority Level

• Mid-Senior level

Employment Type

• Contract

Job Function

• Information Technology