Memory Co-Design Intern: STCO for Systems & Apps

Imec

Vlaams-Brabant

On-site

EUR 11,000 - 18,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Allowance provided

Job summary

imec seeks a motivated student for a PhD/Master internship on memory technologies and hardware-software co-design. You will explore memory technologies, build system-technology co-optimization studies, and map applications to data movement costs.

You will work with Ramulator, DRAMsys and gem5 in a collaborative, interdisciplinary environment at imec. The role offers a hands-on path to cutting-edge memory research, with supervision by KU Leuven and imec researchers, and a competitive internship

Qualifications

  • Electromechanical engineering background
  • Computer Science background
  • Electrotechnics / Electrical Engineering background
  • Analytical and detail‑oriented with strong interest in technology and hardware‑software codesign.
  • Experience or interest in technology modelling, performance and energy analysis tools.
  • Interest in cutting-edge memory research.

Responsibilities

  • Guided research of current and emerging memory technologies as well as interfacing in-house experts.
  • Employing STCO methodology by way of using and connecting mixed‑fidelity modelling and simulation tools. This can include analytical models, cycle‑aware/-approximate simulation (with tools such as Ramulator, DRAMsys, orgem5), and/or cycle accurate simulation.
  • Profiling and mapping applications with full‑and sub‑system awarenessfor technology propositions to quantify costs and trade‑offs of data movement.
  • Developingruntime optimisation strategies (e.g., adaptive tiling/scheduling andprefetching) to dynamically balance latency, bandwidth, and energy underchanging workload phases.

Education

Electromechanical engineering
Computer Science
Electrotechnics/Electrical Engineering

Tools

Ramulator
DRAMsys
gem5

Job description

imec seeks a motivated student for a PhD/Master internship on memory technologies and hardware-software co-design. You will explore memory technologies, build system-technology co-optimization studies, and map applications to data movement costs.

You will work with Ramulator, DRAMsys and gem5 in a collaborative, interdisciplinary environment at imec. The role offers a hands-on path to cutting-edge memory research, with supervision by KU Leuven and imec researchers, and a competitive internship

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Application-Driven Memory xTCO
Application-Driven Memory xTCO

Imec • Vlaams-Brabant

On-site
EUR 11,000 - 18,000
Allowance provided
Memory Cross-Technology Co-Optimization (XTCO) Program Manager
Memory Cross-Technology Co-Optimization (XTCO) Program Manager

Imec India Private Limited • Belgium

Remote
EUR 120,000 - 160,000
Memory Systems Architect – R&D Engineer
Memory Systems Architect – R&D Engineer

Imec • Luik

On-site
EUR 80,000 - 110,000
Memory Sub-system R&D Engineer
Memory Sub-system R&D Engineer

Imec • Luik

On-site
EUR 80,000 - 110,000
Memory XTCO Program Lead — Cross-Technology Optimization
Memory XTCO Program Lead — Cross-Technology Optimization

Imec India Private Limited • Belgium

Remote
EUR 120,000 - 160,000
Memory Behavior Analysis for Accelerator-Chiplet Systems
Memory Behavior Analysis for Accelerator-Chiplet Systems

Imec • Vlaams-Brabant

On-site
EUR 11,000 - 17,000
Internship allowance
Memory Behavior Analysis in Accelerator-Centric Computing Systems and Chiplet-based Architectures
Memory Behavior Analysis in Accelerator-Centric Computing Systems and Chiplet-based Architectures

Imec • Vlaams-Brabant

On-site
EUR 11,000 - 17,000
Internship allowance
Field-Free SOT-MRAM Materials Research Intern
Field-Free SOT-MRAM Materials Research Intern

Imec • Vlaams-Brabant

On-site
EUR 13,000 - 20,000
Memory Device Engineer for Bilateral Projects
Memory Device Engineer for Bilateral Projects

Imec India Private Limited • Heverlee

On-site
EUR 70,000 - 95,000
Technology-aware design partitioning for heterogeneous systems
Technology-aware design partitioning for heterogeneous systems

Imec • Vlaams-Brabant

On-site
EUR 7,800 - 15,000
Allowance for non-Belgian university