ASIC design and verification enginner

Capitol International Services Ltd

Belgique

Sur place

EUR 50 000 - 70 000

Plein temps

14 jours+
Générateur de candidature

Transformez ce poste en entretien — un CV et une lettre de motivation conçus selon ce que cet employeur recherche.

Passez les filtres ATS

Résumé du poste

Capitol International Services Ltd is seeking an experienced hardware engineer in Belgium with extensive expertise in ASIC design and verification. This role is contracted for an initial 6 months with possible extensions, and it requires full on-site presence at the client's premises.

The ideal candidate should possess at least 5 years of experience in ASIC design, along with proficiency in debugging RTL and knowledge of SystemVerilog and UVM.

Qualifications

  • At least 5 years experience of ASIC design & verification.
  • Experience in block level design and specification writing.
  • Proficient in debugging RTL at the block level.

Connaissances

ASIC design & verification
Block level design
Debugging RTL
SystemVerilog
UVM
Fluent English

Description du poste

For one of our clients in Belgium, we are looking for a hardware engineer with extensive experience in ASIC design and verification. It is for an initial 6 month contract + extensions, and fully on‑site at the client's premises.

Qualifications
  • At least 5 years experience of ASIC design & verification
  • Block level design and specification writing
  • Debugging RTL at the block level
  • SystemVerilog and UVM - Fluent English
Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Senior ASIC Design & Verification Engineer (On-Site)
Senior ASIC Design & Verification Engineer (On-Site)

Capitol International Services Ltd • Belgique

Sur place
EUR 50 000 - 70 000
Senior ASIC Front-End Architect: RTL-to-GDS
Senior ASIC Front-End Architect: RTL-to-GDS

Euraxess • Belgique

Sur place
EUR 60 000 - 80 000
Senior ASIC Front-End Architect: RTL-to-GDS
Senior ASIC Front-End Architect: RTL-to-GDS

EURAXESS Czech Republic • Heverlee

Sur place
EUR 70 000 - 90 000
Digital Signal Processing ASIC R&D Engineer
Digital Signal Processing ASIC R&D Engineer

Keysight Technologies • Vlaams-Brabant

Sur place
EUR 60 000 - 90 000
Front-End ASIC Design Engineer – RTL to GDS
Front-End ASIC Design Engineer – RTL to GDS

Euraxess • Heverlee

Sur place
EUR 50 000 - 70 000
Market-appropriate salary
Fringe benefits
Support for professional development
Digital Verification Engineer
Digital Verification Engineer

EURAXESS Czech Republic • Heverlee

Sur place
EUR 55 000 - 70 000
Market-appropriate salary
Fringe benefits
Professional development opportunities
Front-End ASIC Design Engineer – RTL to GDS
Front-End ASIC Design Engineer – RTL to GDS

EURAXESS Czech Republic • Heverlee

Sur place
EUR 50 000 - 70 000
Market-appropriate salary
Fringe benefits
Training through imec.academy
FPGA Engineer: High-Impact R&D & Co-Design
FPGA Engineer: High-Impact R&D & Co-Design

Verhaert On-Site Consulting • Belgique

Sur place
EUR 60 000 - 90 000
Digital Verification Engineer
Digital Verification Engineer

EURAXESS Ireland • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Support for personal development
ASIC Test Engineer
ASIC Test Engineer

Imec • Vlaams-Brabant

Sur place
EUR 55 000 - 75 000