Voltage Noise & Power Integrity Architect

NVIDIA Corporation

Santa Clara (CA)

Hybrid

USD 136,000 - 265,000

Full time

10 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Patents or publications in power/di/dt

Job summary

NVIDIA Corporation in California seeks a Voltage Noise Co-Design Lead to architect and deliver di/dt mitigation across silicon, package, board, and platform. You translate product noise targets into shipped specifications and feed silicon findings back into the next generation's build.

The role emphasizes systems thinking, ambiguity tolerance, and applying AI as a force multiplier while upholding rigorous engineering judgment. Join a dynamic team driving silicon innovations.

Qualifications

  • BS/MS/PhD in EE, CE, or related field or equivalent experience.
  • 5+ years in silicon power integrity, voltage noise, or PDN.
  • Hands-on silicon bringup, characterization and correlation with bench tools.
  • Strong Sim-to-Si correlation instincts and ability to drive decisions.

Responsibilities

  • Architect voltage-noise mitigation across silicon, package, board, platform, and software.
  • Co-design noise features with multiple teams and own trade-offs.
  • Define product-level voltage noise targets and sign them off at shipment.
  • Develop Sim-to-Si correlation methodology for noise and ensure model validity.
  • Model and prototype next-gen noise features and codify for reuse.
  • Lead show-stopper noise issues during bring-up and drive closure.

Skills

Di/dt analysis
Voltage noise
PDN design
Transient noise
Decap budgeting
Voltage regulator response
Sim-to-Si correlation
System-level thinking
Cross-functional collaboration
Spec rigor

Education

BS / MS / PhD in EE, CE, or related (or equivalent experience)

Tools

Oscilloscopes
Probes
DAQ systems
Simulator

Job description

NVIDIA Corporation in California seeks a Voltage Noise Co-Design Lead to architect and deliver di/dt mitigation across silicon, package, board, and platform. You translate product noise targets into shipped specifications and feed silicon findings back into the next generation's build.

The role emphasizes systems thinking, ambiguity tolerance, and applying AI as a force multiplier while upholding rigorous engineering judgment. Join a dynamic team driving silicon innovations.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior AI-Driven Power Integrity Co-Design Architect
Senior AI-Driven Power Integrity Co-Design Architect

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 219,000
Power Integrity Architect
Power Integrity Architect

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 265,000
Patents or publications in power/di/dt
Senior Power Integrity Co-Design Engineer
Senior Power Integrity Co-Design Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 219,000
Power Integrity Engineer - Hybrid PDN & System Noise Expert
Power Integrity Engineer - Hybrid PDN & System Noise Expert

Intel Corporation • Chandler (AZ)

Hybrid
USD 106,000 - 173,000
Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Corporation • California

On-site
USD 168,000 - 265,000
Equity
Benefits package
Signal & Power Integrity Engineer - High-Speed Interfaces
Signal & Power Integrity Engineer - High-Speed Interfaces

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 116,000 - 219,000
CPU Power Architect — Power-Efficiency Leader (Equity)
CPU Power Architect — Power-Efficiency Leader (Equity)

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 152,000 - 288,000
Senior Circuit Design Engineer - Noise & Timing Innovator
Senior Circuit Design Engineer - Noise & Timing Innovator

NVIDIA Corporation • California

On-site
USD 168,000 - 265,000
Equity
Benefits package
Senior Silicon Co-Design & Validation Engineer
Senior Silicon Co-Design & Validation Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Lead SI/PI Architect — High-Speed Interconnects & Packaging
Lead SI/PI Architect — High-Speed Interconnects & Packaging

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 320,000 - 489,000
Equity
Benefits