Verification Engineer - SystemVerilog/UVM for Trading

IMC Trading

Chicago (IL)

On-site

USD 175,000 - 225,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Discretionary bonus
Paid leave
Insurance

Job summary

IMC Trading is seeking a Verification Engineer to join its globally distributed R&D team in Chicago. You will verify complex hardware designs, develop testbenches, and automate flows to accelerate trading decisions to the technological limit.

You will collaborate with RTL and SW teams, use UVM, SystemVerilog/Verilog, and C++, and contribute to metrics-based verification. A discretionary bonus and comprehensive benefits are part of the package.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related technical field.
  • 3+ years of hardware verification experience using UVM.
  • Experience with SystemVerilog/Verilog and C++.
  • Experience with regression test automation and tracking.
  • Ability to develop system and block level testbenches.
  • Experience with Linux environments and scripting languages.

Responsibilities

  • Verify complex hardware designs as part of a small, global R&D team.
  • Collaborate with RTL and SW teams to validate systems.
  • Automate verification flows for fast turnaround and rapid development.
  • Utilize various tools and methods to drive end results.

Skills

UVM verification
SystemVerilog/Verilog
C++
Linux environment
Regression testing
Scripting languages
Hardware verification

Education

Bachelor's degree in Electrical or Computer Engineering or related field

Tools

Third‑party EDA tools

Job description

IMC Trading is seeking a Verification Engineer to join its globally distributed R&D team in Chicago. You will verify complex hardware designs, develop testbenches, and automate flows to accelerate trading decisions to the technological limit.

You will collaborate with RTL and SW teams, use UVM, SystemVerilog/Verilog, and C++, and contribute to metrics-based verification. A discretionary bonus and comprehensive benefits are part of the package.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Automation-Focused Verification Engineer (SystemVerilog)
Automation-Focused Verification Engineer (SystemVerilog)

Linuxconfig • Chicago (IL)

Hybrid
USD 175,000 - 225,000
Verification Engineer: Automated HDL Validation
Verification Engineer: Automated HDL Validation

IMC • Chicago (IL)

Hybrid
USD 175,000 - 225,000
Discretionary bonus
Paid leave
Insurance
Verification Engineer
Verification Engineer

IMC • Chicago (IL)

Hybrid
USD 175,000 - 225,000
Discretionary bonus
Paid leave
Insurance
Verification Engineer
Verification Engineer

IMC Trading • Chicago (IL)

On-site
USD 175,000 - 225,000
Discretionary bonus
Paid leave
Insurance
Senior Design Verification Engineer
Senior Design Verification Engineer

Engtal • United States

On-site
USD 120,000 - 180,000
Verification Engineer: SV/UVM for SoC/AI Projects
Verification Engineer: SV/UVM for SoC/AI Projects

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Design Verification Engineer
Design Verification Engineer

Omnicom Production • Toponas (CO)

On-site
USD 90,000 - 140,000
Design Verification Engineer
Design Verification Engineer

Platform Recruitment • Austin (TX)

On-site
USD 90,000 - 130,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Mirafra Technologies • United States

Remote
USD 120,000 - 160,000
Remote Verification Engineer — VLSI/UVM Expert
Remote Verification Engineer — VLSI/UVM Expert

Integral Solutions - Informatica Distributor • Town of Poland (NY)

On-site
USD 100,000 - 130,000