Verification Engineer (Fully Remote)

Delos Data Inc.

United States

Hybrid

USD 160,000 - 240,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equity
401(k)

Job summary

Delos Data Inc. is seeking an experienced RTL Verification Engineer to ensure the correctness of complex digital designs across ASIC and FPGA platforms.

You will build robust verification environments and drive coverage-driven verification plans. Key responsibilities include creating UVM-based environments, debugging intricate issues, and automating regression tests with Python while improving verification infrastructure.

Qualifications

  • 7+ years of digital design verification experience with strong UVM and SystemVerilog skills.
  • Experience with EDA tools like Synopsys VCS, Mentor Questa, or Cadence Xcelium and protocols like PCIe, Ethernet, AXI.

Responsibilities

  • Develop and maintain UVM-based verification environments, creating directed and constrained-random test cases.
  • Analyze simulation results, debug complex issues, and track functional/code coverage to closure.
  • Automate regression testing with Python and enhance verification infrastructure.

Skills

UVM verification
SystemVerilog
Python
Regression testing
Coverage analysis
ASIC/FPGA verification
Digital design

Tools

Synopsys VCS
Mentor Questa
Cadence Xcelium

Job description

  • We're seeking an experienced RTL Verification Engineer to ensure functionality and quality of complex digital designs across ASIC and FPGA platforms.
  • This role focuses on building robust verification environments and executing coverage-driven verification plans.

Key Responsibilities:

  • Develop and maintain UVM-based verification environments, creating directed and constrained-random test cases.
  • Analyze simulation results, debug complex issues, and track functional/code coverage to closure.
  • Automate regression testing with Python and enhance verification infrastructure.

Qualifications:

  • 7+ years of digital design verification experience with strong UVM and SystemVerilog skills.
  • Experience with EDA tools like Synopsys VCS, Mentor Questa, or Cadence Xcelium and protocols like PCIe, Ethernet, AXI.
  • Strong analytical, communication, and collaboration skills for cross-functional teams.

Compensation & Culture:

  • Target base salary ranges from $160,000 to $240,000 per year plus meaningful equity and 401(k).
  • We operate with unity, trust, and mutual accountability across remote and on-site locations in the U.S. and Canada.

Delos Data builds foundational technology for performance, scalability, and resiliency in large-scale AI data center clusters. The startup is backed by top-tier VCs, led by experienced founders, and operates with a culture of unity, trust, and accountability across the U.S. and Canada.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Verification Engineer
Verification Engineer

Delos Data Inc • United States

Hybrid
USD 160,000 - 240,000
Equity
401(k) plan
Benefits
Verification Engineer
Verification Engineer

Delos Data Inc • Palo Alto (CA)

Hybrid
USD 160,000 - 240,000
Senior RTL Verification Engineer — UVM/SystemVerilog, Equity
Senior RTL Verification Engineer — UVM/SystemVerilog, Equity

Delos Data Inc • United States

Hybrid
USD 160,000 - 240,000
Equity
401(k) plan
Benefits
Senior RTL Verification Engineer — SystemVerilog & UVM
Senior RTL Verification Engineer — SystemVerilog & UVM

Delos Data Inc • Palo Alto (CA)

Hybrid
USD 160,000 - 240,000
Remote-Eligible Senior DFT Verification Engineer
Remote-Eligible Senior DFT Verification Engineer

Delos Data Inc • Palo Alto (CA)

Hybrid
USD 160,000 - 230,000
Senior RTL Verification Engineer | UVM, SystemVerilog, PCIe
Senior RTL Verification Engineer | UVM, SystemVerilog, PCIe

Delos Data Inc. • United States

Hybrid
USD 160,000 - 240,000
Equity
401(k)
Design Verification Engineer - Fully Remote | Upto $175/hr
Design Verification Engineer - Fully Remote | Upto $175/hr

mercor • San Francisco (CA)

Hybrid
CAD 196,000 - 343,000
Senior Verification Engineer
Senior Verification Engineer

IC Resources • United States

Remote
USD 110,000 - 180,000
Equity or stock options
Remote work availability
Health and retirement benefits
Lead Design Verification Engineer
Lead Design Verification Engineer

Oho Group • Austin (TX)

Hybrid
USD 140,000 - 220,000
DFT Engineer
DFT Engineer

Delos Data • Palo Alto (CA)

Hybrid
USD 160,000 - 230,000
Equity
401(k)
Benefits