Timing Design Engineer

Apple Inc.

United States

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. is seeking an experienced ASIC STA Engineer to own timing sign-off and develop STA and sign-off flows across the design—from RTL to physical implementation.

The ideal candidate will have extensive experience with timing constraints, variability, and scripting in Tcl and Perl, and will collaborate with RTL, CAD, and backend teams to ensure robust timing closure.

Qualifications

  • Detailed knowledge of ASIC timing closure flow and methodology.
  • Experience writing ASIC timing constraints and timing closure, 2+ years.
  • Proficiency with STA tools (Primetime) and flow.
  • Knowledge of timing corners, process variations, and signal integrity issues.
  • Scripting skills in Tcl and Perl.
  • Familiarity with synthesis, DFT and backend methodologies and tools.
  • Strong communication and collaboration with diverse groups at Apple.

Responsibilities

  • Lead timing sign-off and sign-off flow development.
  • Own IP and block-level timing constraints from synthesis to sign-off.
  • Collaborate with RTL, CAD and Physical Design teams to achieve timing closure.
  • Propose innovative timing constraints and optimization strategies.

Skills

ASIC timing
Timing closure flow
Primetime STA tools
Timing constraints
Scripting: Tcl, Perl
Synthesis/DFT/backend
Communication skills

Education

BS degree in technical discipline

Tools

Primetime
Synthesis tools

Job description

Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better. It’s the diversity of our people and their thinking that encourages the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something — you’ll add something.

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Minimum Qualifications
  • BS degree in technical discipline with minimum 10 years of proven experience.
Preferred Qualifications
  • This position requires detailed knowledge of the ASIC design timing closure flow and methodology.
  • The ideal candidate will have at least 2+ years of experience in writing ASIC timing constraints and timing closure, expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues, hands on experience in timing/SDC constraints generation and management, proficient in scripting languages (Tcl and Perl), Familiarity with synthesis, DFT and backend related methodology and tools.
  • Strong communication skills are a pre-requisite. You will be collaborating with many diverse groups at Apple.
  • The ideal candidate will be a self starter and highly motivated to be successful at Apple.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Timing Design Engineer
Timing Design Engineer

Apple Inc. • Melbourne (KY)

On-site
USD 120,000 - 180,000
Timing Design Engineer
Timing Design Engineer

Apple Inc. • San Diego (CA)

On-site
USD 122,700 - 214,300
Timing Design Engineer
Timing Design Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 203,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses
STA Engineer
STA Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 210,000
STA Engineer
STA Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
STA Engineer
STA Engineer

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 120,000
SoC Physical Design Engineer, STA/Timing
SoC Physical Design Engineer, STA/Timing

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Timing & Synthesis Engineer
Timing & Synthesis Engineer

Apple • San Diego (CA)

On-site
USD 139,000 - 259,000
Comprehensive medical and dental coverage
Employee stock programs
Educational reimbursement
Senior ASIC Design & Integration Engineer
Senior ASIC Design & Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000