SoC Physical Design Engineer, STA/Timing

Apple Inc.

Cupertino (CA)

On-site

USD 140,000 - 190,000

Full time

5 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Apple Inc. in Cupertino, CA, is seeking a SoC Physical Design Engineer focused on STA/Timing to drive timing closure for a highly complex SoC from netlist to tapeout.

You will collaborate with design and Physical Design teams to understand constraints, debug timing, create timing ECOs, develop scripts and methodologies, and document guidelines to improve performance and reliability.

Qualifications

  • Bachelor's degree with 0+ years industry experience
  • Experience with STA
  • Experience with noise, crosstalk, and/or OCV effects

Responsibilities

  • Work with design teams to understand and debug constraints and facilitate logic changes to improve timing.
  • Work with the Physical Design team, highlighting issues and best practices.
  • Help create timing ECO's for project tapeout.
  • Create and maintain scripts and methodologies for analysis and runs.
  • Create documentation and help with guidelines/specs.
  • Deep analysis of timing paths to identify key issues.
  • Implement timing infrastructure.

Skills

STA experience
Noise & crosstalk
Timing closure
Communicator

Education

Bachelor's degree

Tools

Perl
TCL

Job description

SoC Physical Design Engineer, STA/Timing

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC using state of the art process technology.

Description
  • Work with design teams to understand and debug constraints and facilitate logic changes to improve timing.
  • Work with the Physical Design team, highlighting issues and best practices.
  • Help create timing ECO's for project tapeout.
  • Create and maintain scripts and methodologies for analysis and runs.
  • Create documentation and help with guidelines/specs.
  • Deep analysis of timing paths to identify key issues.
  • Implement timing infrastructure.
Minimum Qualifications
  • Minimum Bachelor's degree with 0+ years industry experience
  • Experience with STA.
  • Experience with noise, crosstalk, and/or OCV effects.
Preferred Qualifications
  • Familiar with important aspects of timing of large high-performance SoC designs in sub-micron technologies.
  • Experience with STA and methodologies for timing closure.
  • Familiar with circuit modeling, including SPICE models, and/pr worst-case corner selection.
  • Good programming skills with Perl and TCL.
  • Experience with large design STA and Timing Closure.
  • Familiar with ECO techniques and implementation.
  • Good communicator who can accurately describe issues and follow them through to completion.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple's workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC Physical Design Engineer, STA/Timing
SoC Physical Design Engineer, STA/Timing

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
SoC STA/Timing Engineer — Drive Timing Closure
SoC STA/Timing Engineer — Drive Timing Closure

Apple Inc. • Austin (TX)

On-site
USD 150,000 - 230,000
SoC Physical Design Engineer, STA/Timing
SoC Physical Design Engineer, STA/Timing

Apple Inc. • Waltham (MA), Northern (KY)

On-site
USD 166,000 - 292,000
Timing Design Engineer
Timing Design Engineer

Apple Inc. • Melbourne (KY)

On-site
USD 120,000 - 180,000
Timing Design Engineer
Timing Design Engineer

Apple Inc. • United States

On-site
USD 140,000 - 210,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Austin (TX), Northern (KY)

On-site
USD 110,000 - 150,000
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple Inc. • Beaverton (OR)

On-site
USD 180,000 - 240,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 175,200
GPU Physical Design Engineer, STA/Timing
GPU Physical Design Engineer, STA/Timing

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 130,000
STA Engineer
STA Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 210,000