Timing Design Engineer

Apple Inc.

Waltham (MA)

On-site

USD 116,400 - 203,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Employee stock purchase plan
Relocation assistance
Discretionary bonuses

Job summary

Apple Inc. in Waltham, MA is seeking an ASIC STA Engineer to manage all aspects of SoC timing from synthesis to sign-off. You will own timing sign-off, develop STA flows, and collaborate with RTL, CAD and Physical Design teams to drive timing closure.

The ideal candidate has a BS in Electrical Engineering with 2+ years in ASIC timing, strong Primetime skills, and proficiency in Tcl/Perl scripting. Strong cross-team communication is essential.

Qualifications

  • Proven knowledge of the ASIC timing closure flow and methodology.
  • 2+ years of experience in writing ASIC timing constraints and timing closure.
  • Expertise in STA tools (Primetime) and flow, timing corners/modes, variations and signal integrity.
  • Hands on experience in timing/SDC constraints generation and management.
  • Proficient in scripting languages (Tcl and Perl).
  • Familiarity with synthesis, DFT and backend related methodology and tools.
  • Strong communication skills across diverse teams at Apple.

Responsibilities

  • Own timing sign-off and develop STA flow for SoC timing.
  • Collaborate with RTL, CAD and Physical Design teams to achieve sign-off timing.
  • Propose ideas to verify timing constraints and optimize timing closure.

Skills

ASIC timing
Primetime
Tcl scripting
Perl scripting
Communication skills

Education

Bachelor's degree in Electrical Engineering

Tools

Primetime

Job description

Waltham, Massachusetts, United States Hardware

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Minimum Qualifications
  • Bachelors of Science in Electrical Engineering.
Preferred Qualifications
  • Proven knowledge of the ASIC design timing closure flow and methodology.
  • 2+ years of experience in writing ASIC timing constraints and timing closure.
  • Expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues.
  • Hands on experience in timing/SDC constraints generation and management.
  • Proficient in scripting languages (Tcl and Perl).
  • Familiarity with synthesis, DFT and backend related methodology and tools.
  • Strong communication skills are a pre-requisite – you will be collaborating with many diverse groups at Apple.
  • The ideal candidate will be a self-starter and highly motivated to be successful at Apple.
Compensation & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. The base pay range for this role is between $116,400 and $203,000, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Equal Employment Opportunity

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

Accessibility

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace. Learn about reasonable accommodations for job applicants.

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Timing Design Engineer
Timing Design Engineer

Apple Inc. • San Diego (CA)

On-site
USD 122,700 - 214,300
STA Engineer
STA Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 210,000
STA Engineer
STA Engineer

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 120,000
STA Engineer
STA Engineer

Apple Inc. • Austin (TX)

On-site
USD 100,000 - 130,000
Timing & Synthesis Engineer
Timing & Synthesis Engineer

Apple • San Diego (CA)

On-site
USD 139,000 - 259,000
Comprehensive medical and dental coverage
Employee stock programs
Educational reimbursement
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 280,000
ASIC Timing Design & Sign-off Engineer
ASIC Timing Design & Sign-off Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 203,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple • Beaverton (OR)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2
Engineer Job Apple Boston
Engineer Job Apple Boston

Apple • Boston (MA)

On-site