Technical Director Validation Engineer – Memory Interfaces / High-Speed Signalling / Silicon Validation

European Tech Recruit

Atlanta (GA)

On-site

USD 180,000 - 260,000

Full time

5 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

European Tech Recruit seeks a Technical Director Validation Engineer for memory interface silicon validation. The role centers on lab bring-up, data-driven validation, and the development of robust methodologies to ensure performance and specification compliance.

You will lead bench work, coordinate experiments with silicon design teams, and drive automation to accelerate test cycles across DDR topologies and high-speed interfaces. Strong leadership and deep EE expertise are essential.

Qualifications

  • Requires a B.S./M.S. in Electrical Engineering and 20+ years of relevant experience.
  • Experience bench-testing/high-speed I/O devices and memory interfaces.
  • Proficiency with lab equipment (oscilloscopes, BERTs, signal generators) and test automation.

Responsibilities

  • Lead lab bring-up and validation of high-speed memory buffer semiconductors.
  • Develop test methodologies to validate silicon designs against specs.
  • Develop scripts to automate lab equipment and data analysis.
  • Lead validation activities from bench planning to execution and refinement.
  • Collaborate with silicon design teams to drive experiments and data collection.
  • Provide input into FPGA, system, and PCB design requirements.
  • Support Applications teams in issue resolution with customers.
  • Automate data collection and validation framework development.
  • Work with processor-memory interfaces (DDR topologies/protocols).
  • Apply high-speed signalling, SI, and PI concepts in validation.

Skills

Oscilloscopes
BERTs
Signal generators
Logic analyzers
Protocol analysers
Troubleshooting
High-speed I/O

Education

B.S. or M.S. in Electrical Engineering

Tools

ATE
System testing
PCB layouts

Job description

Technical Director Validation Engineer – Memory Interfaces / High-Speed Signalling / Silicon Validation

We are currently partnered with a leading semiconductor and silicon IP organisation seeking a Technical Director Validation Engineer within its Memory Interface Chip business. The role focuses on lab bring-up and validation of high-speed memory buffer semiconductor products, automation of data collection, silicon characterisation, and development of validation methodologies for system performance and specification compliance.

Key responsibilities

  • Lead lab bring-up and validation of high-speed memory buffer semiconductor products.
  • Develop test methodologies to validate silicon designs against specifications.
  • Develop scripts to automate laboratory equipment and analyse lab data.
  • Lead validation activities including bench planning, preparation, characterisation execution, and methodology improvements.
  • Work with silicon design teams to develop experiments, drive data collection, and present results analysis.
  • Provide input into FPGA, system, and PCB design requirements.
  • Support Applications teams in understanding and resolving customer issues.
  • Automate data collection and develop validation frameworks for checking system performance and specification compliance.
  • Work with processor-memory interfaces, including DDR topologies and protocols.
  • Apply high-speed signalling, signal integrity, and power integrity concepts during validation activities.

Key requirements

  • B.S. or M.S. degree in Electrical Engineering.
  • 20+ years of relevant experience.
  • Experience with bench testing and characterisation of high-speed and/or memory I/O devices.
  • Experience with processor-memory interfaces and DDR topologies and protocols.
  • Proficiency with validation hardware and board design fundamentals.
  • Skilled in high-speed laboratory equipment including oscilloscopes, BERTs, and signal generators.
  • Experience or knowledge of ATE and/or system testing.
  • Experience in high-speed digital design, board design, PCB layouts, and signal integrity concepts.
  • Working knowledge of test and measurement equipment, troubleshooting, and debugging.
  • Experience with hardware test equipment including logic analysers and protocol analysers.

Keywords

Technical Director Validation Engineer / Silicon Validation / Memory Interface Chips / Semiconductor Validation / Silicon Bring-up / Lab Bring-up / High-Speed Memory / Memory Buffer / Memory I/O / Processor-Memory Interfaces / DDR / DDRx / DDR Topologies / DDR Protocols / High-Speed Signalling / Signal Integrity / Power Integrity / Silicon Characterisation / Bench Testing / Validation Methodologies / Specification Compliance / Test Methodologies / Lab Automation / Python / Data Collection / Lab Data Analysis / Validation Frameworks / Bench Planning / FPGA / System Design / PCB Design / Board Design / PCB Layouts / Oscilloscopes / BERTs / Signal Generators / ATE / System Testing / Logic Analysers / Protocol Analysers / Troubleshooting / Debugging / Electrical Engineering

By applying to this role, you understand that we may collect your personal data and process it in line with our privacy policy.

https://eu-recruit.com/wp-content/uploads/2025/01/European-Tech-Recruit-Privacy-Notice-2025.pdf

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Director of Validation
Technical Director of Validation

USA Tech Recruit • Atlanta (GA)

On-site
USD 180,000 - 240,000
Tech Director: Silicon Validation & Memory Interfaces
Tech Director: Silicon Validation & Memory Interfaces

European Tech Recruit • Atlanta (GA)

On-site
USD 180,000 - 260,000
Technical Director of Validation
Technical Director of Validation

Usatech Recruit • United States

On-site
USD 180,000 - 240,000
Technical Director Validation
Technical Director Validation

Rambus.com • Johns Creek (GA)

On-site
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus.com • San Jose (CA)

On-site
USD 189,000 - 351,000
Validation Director
Validation Director

microTECH Global LTD • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Bonus
Equity
401(k) matching
+2
Validation Lab Architect: High-Speed Memory & Silicon Tests
Validation Lab Architect: High-Speed Memory & Silicon Tests

Usatech Recruit • United States

On-site
USD 180,000 - 240,000
Sr. Manager Validation Engineering
Sr. Manager Validation Engineering

OSI Engineering • Atlanta (GA)

On-site
USD 170,000 - 210,000
Medical insurance
Vision insurance
401(k)
Director, Memory Interface Validation & Lab Automation
Director, Memory Interface Validation & Lab Automation

USA Tech Recruit • Atlanta (GA)

On-site
USD 180,000 - 240,000
Signal Integrity Engineer
Signal Integrity Engineer

USA Tech Recruit • Atlanta (GA)

On-site
USD 120,000 - 180,000