SystemC / TLM Verification Engineer

TPI Global Solutions

Santa Clara (CA)

On-site

USD 68,880 - 82,656

Part time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical insurance

Job summary

A leading technology recruitment firm is seeking a SystemC / TLM Verification Engineer to support pre-silicon modeling and validation for advanced SoC platforms. The ideal candidate will develop SystemC models, validate performance, and collaborate with cross-functional teams. Strong experience with SystemC, TLM2.0, and C++ is essential. This mid-senior level role offers a competitive pay rate from $50 to $60 per hour and is an on-site contract position in Santa Clara, CA.

Qualifications

  • Strong hands-on experience with SystemC and TLM2.0.
  • Solid C++ programming skills for modeling and simulation.
  • Understanding of SoC architecture and performance concepts.

Responsibilities

  • Develop and enhance SystemC / TLM2.0 models for simulation.
  • Perform transaction-level validation using C++ and SystemC.
  • Collaborate with architecture and firmware teams.

Skills

SystemC
TLM2.0
C++ programming
Pre-silicon verification
System-level validation

Tools

Python
SIMICS

Job description

★ Expert in Engineering, Semiconductor, Automotive & IT Talent Acquisition | Driving Full-Cycle Recruitment & Team Performance ★

We are hiring a SystemC / TLM Verification Engineer to support pre-silicon system-level modeling and validation for next-generation SoC platforms. This role focuses on transaction-level modeling, architectural simulation, and performance analysis using SystemC, TLM2.0, and C++.

This is a hands‑on engineering position ideal for candidates with strong pre-silicon verification or architectural modeling experience who enjoy working close to hardware architecture, firmware, and performance teams.

Key Responsibilities
  • Develop and enhance SystemC / TLM2.0 models for SoC-level simulation and validation
  • Perform transaction-level validation using C++ and SystemC-based environments
  • Analyze performance, power, and functional behavior of pre-silicon designs
  • Collaborate with architecture, firmware, and validation teams to debug system-level issues
  • Build C++ / Python-based test infrastructure to support simulation and automation
  • Execute validation plans derived from architecture and hardware specifications
Required Qualifications (Must-Have)
  • Strong hands‑on experience with SystemC and TLM2.0
  • Solid C++ programming skills for modeling and simulation
  • Experience in pre-silicon or system-level verification / validation
  • Understanding of SoC architecture, memory, interconnects, and performance concepts
  • Experience working with simulation-based environments (architectural or system simulators)
Nice-to-Have
  • Exposure to SIMICS or similar full-system simulators
  • Python scripting for automation and validation flows
  • Background in power/performance modeling or analysis
  • Experience working alongside firmware or OS teams
Compensation

Pay Rate: $50 – $60 per hour (W2)

  • Long-term contract with potential extensions
  • On-site role in Santa Clara, CA
  • Immediate to near-term start preferred
Seniority level

Mid-Senior level

Employment type

Contract

Job function

Engineering, Quality Assurance, and Information Technology

Industries

Semiconductor Manufacturing, Computer Hardware Manufacturing, and Computers and Electronics Manufacturing

Referrals increase your chances of interviewing at TPI Global Solutions by 2x

Medical insurance

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SystemC/TLM Verification Engineer (Pre-Silicon Modeling)
SystemC/TLM Verification Engineer (Pre-Silicon Modeling)

TPI Global Solutions • Santa Clara (CA)

On-site
USD 150,000 - 200,000
Performance Modeling/Verification Engineer
Performance Modeling/Verification Engineer

Infobahn Softworld Inc • United States

On-site
USD 85,000 - 110,000
Performance Modeling / Verification Engineer
Performance Modeling / Verification Engineer

TPI Global Solutions • Santa Clara (CA)

On-site
SystemC Modeling Developer
SystemC Modeling Developer

UST • Redmond (WA)

On-site
USD 80,000 - 120,000
10 days paid vacation
6 days paid sick leave
401(k) retirement plan with employer match
SystemC/TLM Performance Modeling Engineer
SystemC/TLM Performance Modeling Engineer

TPI Global Solutions • Santa Clara (CA)

On-site
USD 150,000 - 200,000
SystemC Modeling Developer
SystemC Modeling Developer

UST • Town of Poland (NY)

On-site
USD 120,000 - 160,000
Senior Software Engineer - Virtual Hardware Modeling
Senior Software Engineer - Virtual Hardware Modeling

TALENT Software Services • Sunnyvale (CA)

On-site
USD 120,000 - 160,000
Digital Verification Engineer Lead (MTD, Tualatin, OR)
Digital Verification Engineer Lead (MTD, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 154,000 - 248,000
Medical, dental, vision insurance
401(k) retirement savings plan
Life and disability insurance
+2
Design Verification Engineer
Design Verification Engineer

Intelliswift - An LTTS Company • Austin (TX)

On-site
USD 120,000 - 150,000
Senior Staff Design Verification Engineer
Senior Staff Design Verification Engineer

MixMode • Santa Clara (CA)

Hybrid
USD 130,000 - 160,000