Staff STA CAD Engineer: Timings, Automation & Innovation

Samsung Semiconductor

Austin (TX)

On-site

USD 151,000 - 227,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Samsung Semiconductor seeks a Staff Static Timing Analysis CAD Engineer at Samsung Austin Research and Development Center. The role focuses on ensuring timing integrity and sign-off readiness for next‑generation GPU IPs used in premium smartphones.

You will collaborate with design and EDA teams to develop automation and methodologies for timing analysis and bring innovative solutions to complex timing challenges.

Qualifications

  • 6+ years with B.S. in CS/Engineering; 4+ with M.S.; 2+ with Ph.D.
  • Solid ASIC design flow understanding and EE fundamentals.
  • Experience with LLE, POCV, derating and timing analysis.
  • Hands-on with PrimeTime, StarRC, PrimeClosure, Tempus.
  • CTS, multi-voltage and multi-clock design experience.
  • Scripting in Tcl, Python, Perl, and Shell.
  • Strong analytical, communication and collaboration skills.

Responsibilities

  • Ensure timing integrity and signoff readiness for next-gen GPU IPs.
  • Collaborate with design teams to develop efficient STA flows.
  • Develop automation and methodologies for timing analysis.
  • Test and debug issues during new node bring-up.
  • Contribute to sign-off flows using industry-standard tools.
  • Apply AI to improve daily engineering tasks.

Skills

ASIC design flows
Timing analysis
Scripting: Tcl/Python/Perl/Shell
Analytical mindset
Collaboration
Problem solving
Data-driven decisions

Education

Bachelor's Degree in Computer Science/Engineering
Master's Degree in related field
Ph.D. in related field

Tools

PrimeTime
StarRC
PrimeClosure
Tempus
CTS
UPF

Job description

Samsung Semiconductor seeks a Staff Static Timing Analysis CAD Engineer at Samsung Austin Research and Development Center. The role focuses on ensuring timing integrity and sign-off readiness for next‑generation GPU IPs used in premium smartphones.

You will collaborate with design and EDA teams to develop automation and methodologies for timing analysis and bring innovative solutions to complex timing challenges.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff STA CAD Engineer: Timing, Automation & Signoff
Staff STA CAD Engineer: Timing, Automation & Signoff

Samsung Electronics Perú • Austin (TX)

On-site
USD 151,000 - 227,000
Medical
Dental
Vision
+8
Staff Engineer, Static Timing Analysis CAD Engineer
Staff Engineer, Static Timing Analysis CAD Engineer

Samsung Semiconductor • Austin (TX)

On-site
USD 151,000 - 227,000
Staff Engineer, Static Timing Analysis CAD Engineer
Staff Engineer, Static Timing Analysis CAD Engineer

Samsung Electronics Perú • Austin (TX)

On-site
USD 151,000 - 227,000
Medical
Dental
Vision
+8
Senior Staff CAD Engineer - Physical Design for GPU/SoC
Senior Staff CAD Engineer - Physical Design for GPU/SoC

Samsung Semiconductor • San Jose (CA)

On-site
USD 180,000 - 298,000
Medical insurance
Dental insurance
Vision insurance
+2
Senior Staff Physical CAD Engineer for GPUs & SoCs
Senior Staff Physical CAD Engineer for GPUs & SoCs

Samsung Semiconductor • Austin (TX)

On-site
USD 180,000 - 298,000
Relocation assistance
Medical benefits
MBO bonus program
+1
Senior STA Signoff & Timing Methodology Engineer
Senior STA Signoff & Timing Methodology Engineer

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior Staff Engineer, Physical Implementation CAD Lead
Senior Staff Engineer, Physical Implementation CAD Lead

Samsung Semiconductor • Austin (TX)

On-site
USD 180,000 - 298,000
Relocation assistance
Medical benefits
MBO bonus program
+1
Senior Staff Engineer, Physical Implementation CAD Lead
Senior Staff Engineer, Physical Implementation CAD Lead

Samsung Semiconductor • San Jose (CA)

On-site
USD 180,000 - 298,000
Medical insurance
Dental insurance
Vision insurance
+2
STA CAD Engineer — AI-Driven Timing & PPA
STA CAD Engineer — AI-Driven Timing & PPA

Qualcomm • Santa Clara (CA), San Diego (CA), Austin (TX)

On-site
USD 199,000 - 298,000
Senior SoC STA Engineer: Timing, Clocking & Optimization
Senior SoC STA Engineer: Timing, Clocking & Optimization

Intel • Santa Clara (CA)

Hybrid
USD 164,000 - 269,000