Staff SoC Low-Power Design & Clocking Lead

Silicon Laboratories Inc.

Austin (TX)

On-site

USD 143,150 - 265,850

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

401(k) plan with match
Equity rewards (RSUs)
Flexible PTO schedule
Tuition reimbursement
Onsite gym

Job summary

Silicon Laboratories Inc. is seeking a Staff Digital Design Engineer in Austin, TX, to develop state-of-the-art, low-power SoC devices for the IoT market. The role involves leading design teams and collaborating on complex chip architectures aimed at optimizing performance and power efficiency.

Applicants should possess a strong background in digital design with over 10 years of experience, particularly in low-power methodologies and SoC integration. Benefits include competitive salary, medical plans, 401(k) matching, work-life balance, and more.

Qualifications

  • 10-20 years of professional experience in digital CMOS IC design.
  • Strong experience with industry-standard on-chip bus protocols.
  • Experience integrating complex subsystems into large SoCs.

Responsibilities

  • Develop complex SOC/chip architectures for low-power applications.
  • Define and implement SoC-level low-power architecture.
  • Collaborate to define power-management strategies.

Skills

RTL design expertise using Verilog/System Verilog
Low-power design methodologies
Team leadership
Knowledge of embedded processor systems
Experience with scripting and automation

Education

BS/MS in Electrical Engineering

Tools

Python
Perforce
Git

Job description

Silicon Laboratories Inc. is seeking a Staff Digital Design Engineer in Austin, TX, to develop state-of-the-art, low-power SoC devices for the IoT market. The role involves leading design teams and collaborating on complex chip architectures aimed at optimizing performance and power efficiency.

Applicants should possess a strong background in digital design with over 10 years of experience, particularly in low-power methodologies and SoC integration. Benefits include competitive salary, medical plans, 401(k) matching, work-life balance, and more.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Staff Digital Design Engineer: Low-Power SoC & Clocking
Staff Digital Design Engineer: Low-Power SoC & Clocking

Silicon Labs • Austin (TX)

On-site
USD 143,150 - 265,850
Great medical, dental, and vision plans
401k plan with match
Flexible PTO schedule
+2
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration

Silicon Laboratories Inc. • Austin (TX)

On-site
USD 143,000 - 266,000
401(k) plan with match
Equity rewards (RSUs)
Flexible PTO schedule
+2
Senior Digital Design Engineer for SoC & Low-Power IoT
Senior Digital Design Engineer for SoC & Low-Power IoT

InnoPhase IoT • San Jose (CA), San Diego (CA)

On-site
USD 120,000 - 160,000
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration
Staff Digital Design Engineer – SOC Low Power, Clocking & Integration

Silicon Labs • Austin (TX)

On-site
USD 143,150 - 265,850
Great medical, dental, and vision plans
401k plan with match
Flexible PTO schedule
+2
Staff Applications HW Engineer: Low-Power PCB Design
Staff Applications HW Engineer: Low-Power PCB Design

Ambiq • Austin (TX)

On-site
USD 120,000 - 180,000
Senior Wireless SoC Design Engineer (Low-Power)
Senior Wireless SoC Design Engineer (Low-Power)

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Competitive base pay
Restricted stock units
Quarterly bonus payments
+3
Lead STA Engineer for Ultra-Low-Power SoC
Lead STA Engineer for Ultra-Low-Power SoC

Oho Group • Austin (TX)

On-site
USD 140,000 - 210,000
Senior Low-Power CPU Design & Optimization
Senior Low-Power CPU Design & Optimization

Google Inc. • Austin (TX)

On-site
USD 192,000 - 278,000
Senior Staff Digital Design Engineer for High-Perf IoT SoC
Senior Staff Digital Design Engineer for High-Perf IoT SoC

Aleron • San Diego (CA)

On-site
USD 170,000 - 200,000
Supportive team-driven culture
Growth opportunities with a global leader
People-first environment
Senior SoC Power & Performance Architect, Low-Power Expert
Senior SoC Power & Performance Architect, Low-Power Expert

Ambiq • Austin (TX)

On-site
USD 180,000 - 240,000