Staff FPGA Engineer - High-Speed Test Systems

Teradyne

North Reading (MA)

On-site

USD 123,000 - 197,000

Full time

15 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Health benefits
Tuition assistance
Paid vacation

Job summary

Teradyne in North Reading, MA, seeks a Staff FPGA Engineer to design and deliver high-performance FPGA-based solutions within our Compute Test Division. You will lead FPGA projects from requirements through bring-up, work across hardware, software, and systems teams, and influence timing, power, and interface choices at the system level.

The role requires 5+ years FPGA design, Verilog/SystemVerilog, and experience with Xilinx/Intel toolchains; you will mentor others and help advance

Qualifications

  • 5+ years FPGA design and development experience.
  • Strong Verilog/SystemVerilog for design and debugging.
  • Experience with AMD (Xilinx) and/or Intel FPGA toolchains.
  • Strong understanding of digital design fundamentals and schematics.
  • Experience with high-speed interfaces like PCIe, DDR, SerDes.
  • Knowledge of protocols such as AXI4, USB, I2C, SPI.
  • Ability to bring up and debug FPGA designs on hardware.
  • TCL and Python scripting for automation; version control workflows.
  • Excellent communication and mentoring skills.
  • Preferred: SystemVerilog verification (UVM); AI tools for design.

Responsibilities

  • Lead FPGA solutions from requirements through implementation and bring-up.
  • Develop high-performance FPGA logic with complex interfaces and subsystem integration, plus TCL and Python tooling.
  • Collaborate with hardware, software, systems, and design verification teams to deliver cohesive system-level solutions.
  • Support timing closure, resource optimization, lab bring-up, debugging, and root-cause analysis using JTAG.
  • Partner on PCB and system design decisions that affect FPGA performance and integration.
  • Mentor less experienced engineers and provide technical guidance across the team.

Skills

FPGA design
Verilog/SystemVerilog
TCL scripting
Python scripting
PCIe/SerDes

Tools

Xilinx/AMD tools
Intel FPGA tools

Job description

Teradyne in North Reading, MA, seeks a Staff FPGA Engineer to design and deliver high-performance FPGA-based solutions within our Compute Test Division. You will lead FPGA projects from requirements through bring-up, work across hardware, software, and systems teams, and influence timing, power, and interface choices at the system level.

The role requires 5+ years FPGA design, Verilog/SystemVerilog, and experience with Xilinx/Intel toolchains; you will mentor others and help advance

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff FPGA Engineer for High-Performance SoC Test
Staff FPGA Engineer for High-Performance SoC Test

Teradyne • North Reading (MA)

On-site
USD 123,000 - 197,000
Health benefits
Retirement plans
Paid vacation & holidays
+1
Staff FPGA Engineer - High-Performance SoC Test
Staff FPGA Engineer - High-Performance SoC Test

Teradyne • Reading (MA)

Hybrid
USD 123,000 - 197,000
Health and dental benefits
Retirement savings plan
Paid vacation & holidays
+1
Staff FPGA Engineer – High-Performance Test Platforms
Staff FPGA Engineer – High-Performance Test Platforms

LitePoint • North Reading (MA)

On-site
USD 123,000 - 197,000
Medical benefits
Dental benefits
Vision benefits
+2
Junior FPGA Engineer - High-Speed Hardware & Test
Junior FPGA Engineer - High-Speed Hardware & Test

Teradyne • North Reading (MA)

On-site
USD 99,000 - 158,000
Junior FPGA Engineer: High-Speed Hardware & Systems
Junior FPGA Engineer: High-Speed Hardware & Systems

LitePoint • North Reading (MA)

On-site
USD 99,000 - 158,000
Health benefits
Retirement plans
Paid vacation
+1
Junior FPGA Engineer - High-Speed FPGA Design & Debug
Junior FPGA Engineer - High-Speed FPGA Design & Debug

Teradyne • North Reading (MA)

Hybrid
USD 99,000 - 158,000
Health benefits
Tuition assistance
Paid vacation
Senior FPGA Architect – High-Performance System Design
Senior FPGA Architect – High-Performance System Design

Teradyne • Reading (MA)

On-site
USD 164,800 - 263,600
Health and well-being benefits
Retirement savings plans
Tuition assistance programs
Senior FPGA Architect for High-Perf SoC Testing (Hybrid)
Senior FPGA Architect for High-Perf SoC Testing (Hybrid)

LitePoint • North Reading (MA)

On-site
USD 155,000 - 248,000
Medical
Dental
Vision
+6
Senior FPGA Architect: Lead High-Perf Compute
Senior FPGA Architect: Lead High-Perf Compute

Teradyne • Reading (MA)

Hybrid
USD 155,000 - 248,000
Health and well-being benefits
Tuition assistance programs
Paid vacation & holidays
Junior FPGA Engineer: Build High-Speed Test Platforms
Junior FPGA Engineer: Build High-Speed Test Platforms

Teradyne • Reading (MA)

On-site
USD 99,000 - 158,000
Health benefits
Tuition assistance
Paid vacation