Staff FPGA Engineer for High-Performance SoC Test

Teradyne

North Reading (MA)

On-site

USD 123,000 - 197,000

Full time

4 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Health benefits
Retirement plans
Paid vacation & holidays
Tuition assistance

Job summary

Teradyne's Compute Test Division in North Reading, MA seeks a Staff FPGA Engineer to design and deliver high-performance FPGA-based solutions central to our test platforms. The role spans FPGA design, board-level hardware, and system architecture to address timing margins and high-speed interfaces.

You will lead FPGA implementations from requirements through bring-up, collaborate with hardware, software, and verification teams, and mentor junior engineers while balancing architectural trade-offs

Qualifications

  • 5+ years of hands-on FPGA design experience.
  • Strong expertise in Verilog/SystemVerilog for design and debugging.
  • Proven experience with AMD (Xilinx) and/or Intel FPGA toolchains, including synthesis, implementation, and timing closure.
  • Strong understanding of digital design fundamentals and ability to interpret schematics.

Responsibilities

  • Lead FPGA solutions from requirements through implementation and bring-up.
  • Develop high-performance FPGA logic involving complex interfaces and subsystem integration, along with automation and debug tools using TCL and Python.
  • Collaborate with hardware, software, systems, and design verification teams to deliver cohesive system-level solutions and achieve appropriate simulation and test coverage.
  • Support timing closure, resource optimization, performance tuning, lab bring-up, debugging, and root cause analysis using JTAG and lab instrumentation.
  • Partner on PCB and system design decisions that affect FPGA performance and integration.
  • Mentor less experienced engineers and provide technical guidance across the team.

Skills

FPGA design
Verilog/SystemVerilog
FPGA toolchains
PCIe/DDR/SerDes
TCL scripting
Python scripting
Version control

Tools

JTAG

Job description

Teradyne's Compute Test Division in North Reading, MA seeks a Staff FPGA Engineer to design and deliver high-performance FPGA-based solutions central to our test platforms. The role spans FPGA design, board-level hardware, and system architecture to address timing margins and high-speed interfaces.

You will lead FPGA implementations from requirements through bring-up, collaborate with hardware, software, and verification teams, and mentor junior engineers while balancing architectural trade-offs

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff FPGA Engineer - High-Performance SoC Test
Staff FPGA Engineer - High-Performance SoC Test

Teradyne • Reading (MA)

Hybrid
USD 123,000 - 197,000
Health and dental benefits
Retirement savings plan
Paid vacation & holidays
+1
Staff FPGA Engineer - High-Speed Test Systems
Staff FPGA Engineer - High-Speed Test Systems

Teradyne • North Reading (MA)

On-site
USD 123,000 - 197,000
Health benefits
Tuition assistance
Paid vacation
Staff FPGA Engineer – High-Performance Test Platforms
Staff FPGA Engineer – High-Performance Test Platforms

LitePoint • North Reading (MA)

On-site
USD 123,000 - 197,000
Medical benefits
Dental benefits
Vision benefits
+2
Senior FPGA Architect for High-Perf SoC Testing (Hybrid)
Senior FPGA Architect for High-Perf SoC Testing (Hybrid)

LitePoint • North Reading (MA)

On-site
USD 155,000 - 248,000
Medical
Dental
Vision
+6
Junior FPGA Engineer - High-Speed Hardware & Test
Junior FPGA Engineer - High-Speed Hardware & Test

Teradyne • North Reading (MA)

On-site
USD 99,000 - 158,000
Junior FPGA Engineer: High-Speed Hardware & Systems
Junior FPGA Engineer: High-Speed Hardware & Systems

LitePoint • North Reading (MA)

On-site
USD 99,000 - 158,000
Health benefits
Retirement plans
Paid vacation
+1
Senior FPGA Architect: Lead High-Perf Compute
Senior FPGA Architect: Lead High-Perf Compute

Teradyne • Reading (MA)

Hybrid
USD 155,000 - 248,000
Health and well-being benefits
Tuition assistance programs
Paid vacation & holidays
Junior FPGA Engineer - High-Speed FPGA Design & Debug
Junior FPGA Engineer - High-Speed FPGA Design & Debug

Teradyne • North Reading (MA)

Hybrid
USD 99,000 - 158,000
Health benefits
Tuition assistance
Paid vacation
Senior FPGA Architect (Compute Test, North Reading) (North Reading, MA, US)
Senior FPGA Architect (Compute Test, North Reading) (North Reading, MA, US)

LitePoint • North Reading (MA)

On-site
USD 155,000 - 248,000
Medical
Dental
Vision
+6
FPGA Developer (Compute Test, North Reading) (North Reading, MA, US)
FPGA Developer (Compute Test, North Reading) (North Reading, MA, US)

LitePoint • North Reading (MA)

On-site
USD 123,000 - 197,000
Medical benefits
Dental benefits
Vision benefits
+2