Staff CPU Physical Design Engineer, Silicon gCPU

Google LLC

Mountain View (CA)

On-site

USD 192,000 - 278,000

Full time

6 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Google LLC in Mountain View, CA seeks a Staff CPU Physical Design Engineer to lead end-to-end physical design for advanced CPU blocks. You will push PPA optimization through new tool flows and AI/ML techniques, while solving timing and power issues in close collaboration with Architecture, RTL, DFT, and Technology partners.

Required are 10 years in PD, a strong background in synthesis, PnR, signoff, and a Bachelor’s degree in a related field; Mountain View or Austin preferred.

Qualifications

  • 10 years of physical design experience, PPA optimization, and signoff convergence.
  • Experience with high-performance, low-power physical design and PnR/signoff flows.
  • Deep knowledge of timing, EMIR constraints, and power integrity issues.

Responsibilities

  • Lead end-to-end physical design strategy and execution for top-level and critical CPU blocks.
  • Pioneer novel physical design methodologies, tool flows, and AI/ML optimization for PPA.
  • Resolve complex timing, power grid, EMIR, and physical verification bottlenecks in tight iterations.
  • Drive technical roadmaps, mentor peers, and influence architectural trade-offs.

Skills

Physical Design experience
PPA optimization
Design signoff convergence

Education

Bachelor's degree in Electrical/Computer Engineering or related field

Tools

Synthesis tools
PnR tools
Signoff tools

Job description

Staff CPU Physical Design Engineer, Silicon gCPU

Share Staff CPU Physical Design Engineer, Silicon gCPU

corporate_fare Google place Mountain View, CA, USA ; Austin, TX, USA

In most instances, this position requires in-person interviews as part of the hiring process. Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; Austin, TX, USA.

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience in Physical Design implementation, PPA optimization and design signoff convergence activities.
  • Experience in high-performance, low-power physical design implementation or design convergence techniques with custom or industry standard synthesis, PnR and signoff tools.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience with CPU class physical design methodologies, custom tool enhancements, or AI/ML-assisted PPA optimization flows.
  • Experience leading cross-functional engineering initiatives across Architecture, RTL, DFT, and Technology partners to optimize sub-system microarchitecture.
  • Understanding of power grid design, EMIR constraints, and low-power implementation techniques.
About the job

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Learn more about benefits at Google .

  • Lead end-to-end physical design strategy and execution for top-level and critical CPU blocks across advanced process nodes.
  • Pioneer novel Physical Design methodologies, tool flows, and AI/ML optimization techniques to maximize PPA (Power, Performance, Area).
  • Resolve complex timing, power grid, EMIR, and physical verification bottlenecks in tight iteration loops.
  • Drive technical roadmaps, mentor senior engineering peers, and influence architectural trade-offs across cross-functional teams.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff CPU Physical Design Engineer, Silicon gCPU
Staff CPU Physical Design Engineer, Silicon gCPU

Google • Mountain View (CA)

On-site
USD 192,000 - 278,000
Physical Design Technical Lead, ASIC, TPU
Physical Design Technical Lead, ASIC, TPU

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior CPU Physical Design Engineer, Silicon
Senior CPU Physical Design Engineer, Silicon

Google • Austin (TX)

On-site
USD 156,000 - 229,000
Bonus
Equity
Comprehensive benefits package
Senior Staff CPU Cache Subsystem Design Engineer
Senior Staff CPU Cache Subsystem Design Engineer

Google LLC • Austin (TX), Mountain View (CA)

Hybrid
USD 240,000 - 333,000
Senior Staff CPU Cache Subsystem Design Engineer
Senior Staff CPU Cache Subsystem Design Engineer

Google LLC • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Benefits
Senior CPU RTL Engineer, Silicon
Senior CPU RTL Engineer, Silicon

Google LLC • Portland (OR)

On-site
USD 163,000 - 236,000
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Equity
Bonus
Physical Design Engineer, FullChip/ASIC Implementation
Physical Design Engineer, FullChip/ASIC Implementation

Google Inc. • Mountain View (CA)

On-site
USD 138,000 - 197,000
Staff CPU RTL Engineer, Silicon
Staff CPU RTL Engineer, Silicon

Google LLC • Austin (TX), Portland (OR)

On-site
USD 192,000 - 278,000