Staff CPU Physical Design Engineer, Silicon gCPU

Google

Mountain View (CA)

On-site

USD 192,000 - 278,000

Full time

37 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google in Mountain View is seeking a seasoned hardware design leader to own end-to-end physical design for top-level CPU blocks. You will drive PPA optimization, pioneering design methodologies and AI/ML-enhanced flows, while addressing complex timing, power, and verification challenges.

The role requires extensive experience in high-performance, low-power design and cross-functional collaboration with Architecture, RTL, DFT, and Tech partners.

Qualifications

  • Bachelor’s degree or equivalent practical experience in EE/CE/CS.
  • 10 years of experience in physical design, PPA optimization, and signoff convergence.
  • Experience with high-performance, low-power physical design and standard/custom tool flows.

Responsibilities

  • Lead end-to-end physical design strategy and execution for top-level CPU blocks.
  • Pioneer novel physical design methodologies, tool flows, and AI/ML optimization to maximize PPA.
  • Resolve complex timing, power grid, EMIR, and physical verification bottlenecks.
  • Drive technical roadmaps, mentor senior engineers, and influence architectural trade-offs.

Skills

Physical design
PPA optimization
Signoff convergence
Low-power design
Synthesis/PnR/Signoff tools

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

Synthesis tools
P&R tools
Signoff tools

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; Austin, TX, USA.

Minimum qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 10 years of experience in Physical Design implementation, PPA optimization and design signoff convergence activities.
  • Experience in high-performance, low-power physical design implementation or design convergence techniques with custom or industry standard synthesis, PnR and signoff tools.
Preferred qualifications
  • Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience with CPU class physical design methodologies, custom tool enhancements, or AI/ML-assisted PPA optimization flows.
  • Experience leading cross-functional engineering initiatives across Architecture, RTL, DFT, and Technology partners to optimize sub-system microarchitecture.
  • Understanding of power grid design, EMIR constraints, and low-power implementation techniques.
About the job

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology. Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google .

  • Lead end-to-end physical design strategy and execution for top-level and critical CPU blocks across advanced process nodes.
  • Pioneer novel Physical Design methodologies, tool flows, and AI/ML optimization techniques to maximize PPA (Power, Performance, Area).
  • Resolve complex timing, power grid, EMIR, and physical verification bottlenecks in tight iteration loops.
  • Drive technical roadmaps, mentor senior engineering peers, and influence architectural trade-offs across cross-functional teams.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior CPU Physical Design Engineer, Silicon
Senior CPU Physical Design Engineer, Silicon

Google • Austin (TX)

On-site
USD 156,000 - 229,000
Bonus
Equity
Comprehensive benefits package
Physical Design Lead, ASIC
Physical Design Lead, ASIC

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Physical Design Lead, TPU, ASIC
Physical Design Lead, TPU, ASIC

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior CPU RTL Engineer, Silicon
Senior CPU RTL Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Senior CPU RTL Engineer, Silicon
Senior CPU RTL Engineer, Silicon

Google • Portland (OR)

On-site
USD 163,000 - 236,000
Equity
Bonus target
Staff CPU RTL Engineer, Silicon
Staff CPU RTL Engineer, Silicon

Google • Mountain View (CA)

On-site
USD 192,000 - 278,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Google • Mountain View (CA)

On-site
USD 163,000 - 236,000
Staff CPU RTL Engineer, Silicon
Staff CPU RTL Engineer, Silicon

Google • Portland (OR)

On-site
USD 192,000 - 278,000
Equity
Benefits
Staff CPU RTL Engineer, Silicon
Staff CPU RTL Engineer, Silicon

Google • Austin (TX)

On-site
USD 192,000 - 278,000
Equity
Physical Design Lead, TPU, ASIC
Physical Design Lead, TPU, ASIC

Google LLC • Sunnyvale (CA)

On-site
USD 192,000 - 278,000