Turn this role into an interview — a resume and cover letter built around what this employer wants.
Broadcom is seeking a senior ASIC verification engineer to join its sign-off flows team in San Jose. You will focus on physical verification, ESD checking, and package RDL routing, driving LVS/DRC/ANT/ERC checks and rule-deck debugging.
The role requires extensive full-chip verification experience and strong scripting skills with Perl, Tcl, or C shell to automate flows and debug issues across Cadence and Synopsys tools.
Join Broadcom's ASIC implementation team as a key contributor in sign-off flows, focusing on physical verification, ESD checking, and package RDL routing. This role requires extensive experience in full-chip physical verification and strong scripting skills.
Responsibilities:
Qualifications:
Skills: