SoC Physical Design Engineer, PnR

Apple Inc.

Austin, Northern (TX, KY)

On-site

USD 110,000 - 150,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Apple Inc. in Austin, TX is seeking a Physical Design engineer to drive the netlist-to-tapeout flow for complex SOC partitions. You will collaborate with architecture, CAD, timing and logic design teams to meet schedule and design goals.

Responsibilities include timing, physical and electrical verification, GDS2 implementation, and driving signoff closure while continually improving design flows and addressing issues across the partitioning process.

Qualifications

  • BS degree with 0+ years experience
  • Basic understanding of logic gates
  • Internship/co-op or coursework in computer architecture or VLSI preferred
  • Ability to collaborate across multiple teams

Responsibilities

  • Complete netlist to GDS2 implementation for partition(s) meeting schedule and design goals
  • Conduct timing, physical and electrical verification and drive signoff closure
  • Resolve and improve design and flow issues related to physical design
  • Collaborate with architecture, CAD, timing and logic teams early in the design cycle

Skills

Verilog
VHDL
Python
Perl
TCL
SPICE

Education

Bachelor's degree in Electrical Engineering or related field

Tools

Netlist to GDS2 flow
Floor-planning

Job description

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product!In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SOC applying innovative process technology.

Description

In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include:- Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.- Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals.- Timing, physical and electrical verification, and driving the signoff closure for the partitions.- Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.

Minimum Qualifications
  • Minimum BS Degree with 0+ years experience
  • Basic understanding of logic gates.
Preferred Qualifications
  • Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
  • Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.
  • Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple's workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 175,200
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 170,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Seattle (WA)

On-site
USD 150,000 - 210,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • San Diego (CA)

On-site
USD 142,300 - 263,300
RSU awards
Stock purchase at discount
Relocation assistance
+4
SoC Physical Design Engineer - Power Delivery
SoC Physical Design Engineer - Power Delivery

Apple Inc. • San Jose (CA)

On-site
USD 150,000 - 278,000
SoC Physical Design Engineer, PnR at Apple Inc. Sunnyvale, CA
SoC Physical Design Engineer, PnR at Apple Inc. Sunnyvale, CA

Apple Inc. • Sunnyvale (CA)

On-site
USD 143,100 - 264,200
Comprehensive medical and dental coverage
Retirement benefits
Employee stock purchase plans
+1
SoC Physical Design Engineer - Power Delivery
SoC Physical Design Engineer - Power Delivery

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • United States

On-site
USD 150,000 - 230,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Apple Inc. • United States

On-site
USD 180,000 - 300,000
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 190,000