Physical Design Engineer

Apple Inc.

Austin (TX)

On-site

USD 140,000 - 190,000

Full time

34 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Apple Inc. in Austin, Texas is seeking a seasoned physical design engineer to implement System-On-Chip blocks from netlist through tape-out in advanced nodes.

You will collaborate with RTL teams to optimize placement, clock distribution and power integrity, drive design methodologies, and analyze STA/DRC/LVS reports. The role emphasizes automation, scripting, and continuous improvement of block construction recipes to reduce area, power, and timing violations.

Qualifications

  • Master’s degree in Electrical Engineering or related field; 5 years of related experience.
  • Experience with EDA tools: Innovus, IC Compiler, Primetime or Calibre.
  • Experience in synthesis, place & route, and PD verification flows.
  • Understanding timing convergence and low power verification.
  • Clock gating/power gating and multi-voltage design techniques.
  • HDL languages to describe digital circuits.
  • Automation using scripting: Perl, Shell, Makefiles, TCL.
  • Block/IP floorplanning and macro placement; routing/congestion analysis.

Responsibilities

  • Perform physical design implementation of SOC blocks from netlist to tape-out.
  • Collaborate with RTL/design teams to understand data flow and place memories/macros.
  • Improve methodologies, create guidelines and checklists, track progress.
  • Analyze reports and write scripts to develop solutions; fix violations.
  • Perform STA, IR drop, LVS/DRC checks and clean up violations.
  • Interact with integration, timing, and electrical analysis teams.

Education

Master's degree in Electrical Engineering

Tools

Innovus
IC Compiler
Primetime
Calibre

Job description

Imagine what you can do here. Apple is a place where extraordinary people gather to do their lives best work. Together we create products and experiences people once couldn't have imagined, and now, can't imagine living without. It's the diversity of those people and their ideas that inspires the innovation that runs through everything we do.

Description

APPLE INC has the following available in Austin, Texas. Perform physical design implementation of SOC (system-on-ship) blocks. Collaborate with other teams to ensure the block integrates without issues, into the next level of the design hierarchy. Collaborate with the FE team to understand chip architecture and drive physical aspects early in the design cycle. Drive methodologies and best-known methods to streamline physical design work, come up with guidelines and checklists, and track progress. Resolve design and flow issues related to physical design, identify potential solutions and drive execution. Analyze reports, query the design database for proper structure, identify issues, and write scripts using the native tool commands to develop solutions. Carry out the physical implementation of one or more complex System-On-Chip (SOC) blocks from netlist to tape-out in advanced technology nodes. Improve the current implementation methodology, tuning flows, and construction recipes to improve the power, performance, and area of implemented blocks. Collaborate with the RTL design team to understand the logic and data flow of the block, perform placement of memories and other macros in the design, implement clock and power distribution, and placement and routing of the entire block. Optimize the design for reduced area and power and timing convergence, including understanding the clock architecture to optimize clock distribution, resolving congestion hotspots, adding placement and grouping constraints, implementing custom routing solutions and other techniques to optimize the design. Perform various analysis tasks on the block such as Static timing analysis (STA), Voltage drop analysis static (IR)/ dynamic internal voltage deviation (IVD), Design Rule Checking (DRC)/ Layout vs. Schematic (LVS), and clean up violations to provide a clean database. Interact with top-level integration, timing, and electrical analysis teams. Participate in improving block construction recipes for a certain technology and/or tool set. Create methodology changes to improve the quality or turn-around time of implementation. Analyze collected data and utilize scripting techniques to extract trends and meaningful conclusions. 40 hours/week.

Minimum Qualifications
  • Master’s degree or foreign equivalent in Electrical Engineering, Electronics Engineering, or a related field and 5 years of experience in the job offered or related occupation.
  • Experience and/or education must include:
  • Utilizing Electronic Design Automation (EDA) tools such as Innovus or IC Compiler, Primetime or Calibre.
  • Experience in synthesis, automated place and route, or verification flows, including logic equivalency, low power verification, or physical design verification.
  • Understanding and interpreting design constraints for timing convergence and low power verification.
  • Utilizing circuit design techniques like clock gating, power gating, or multi-voltage designs to optimize power performance and minimize area tradeoffs.
  • Using hardware descriptive languages to accurately describe the behavior and structure of digital circuits.
  • Automating repetitive processes, data and text processing, and complex data analysis using scripting languages such as Perl, Shell scripting, Makefiles, and TCL.
  • Performing block and IP level floorplanning tasks such as pin assignment and Macro Placement
  • Performing routing and congestion analysis.
Preferred Qualifications
  • N/A

This position is not subject to the application limits.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design Engineer
Physical Design Engineer

Apple • Austin (TX)

On-site
USD 140,000 - 190,000
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,000 - 325,000
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 185,000 - 325,000
Medical and dental coverage
Employee stock programs
Tuition reimbursement
+1
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Austin (TX), Northern (KY)

On-site
USD 110,000 - 150,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Apple Inc. • United States

On-site
USD 180,000 - 300,000
Physical Design Engineer: High-Performance, Low-Power PHY
Physical Design Engineer: High-Performance, Low-Power PHY

Apple Inc. • San Francisco (CA)

On-site
USD 150,400 - 277,600
SoC Physical Design Engineer, PnR
SoC Physical Design Engineer, PnR

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 175,200
SoC Physical Design Engineer - Power Delivery
SoC Physical Design Engineer - Power Delivery

Apple Inc. • San Jose (CA)

On-site
USD 150,000 - 278,000
Physical Design Engineer
Physical Design Engineer

Apple • Cupertino (CA)

On-site
USD 126,000 - 191,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 180,000 - 240,000