Silicon Validation Engineer, Infrastructure

Meta

Austin (TX)

On-site

USD 114,000 - 172,000

Full time

9 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Meta is seeking a Silicon Validation Engineer to validate custom infrastructure ASICs across pre-silicon and post-silicon environments. You will write tests, build automation, and develop diagnostics for silicon validation and production deployment.

You will collaborate with RTL, physical design, firmware, and systems teams to reproduce and resolve silicon issues, contributing to scalable validation for data-center fleets.

Qualifications

  • Bachelor's degree in CS/CE or equivalent practical experience completed before joining Meta.
  • 2+ years in ASIC/SoC development, validation, or first-silicon bring-up.
  • Experience writing test cases or validation scripts in Python, C/C++, SystemVerilog.
  • Experience with hardware debug tooling: logic analyzers, oscilloscopes, JTAG, or protocol analyzers.
  • Experience collaborating with RTL design, physical design, firmware, or systems teams to reproduce silicon issues.

Responsibilities

  • Develop and execute functional validation plans for custom ASICs across pre-silicon and post-silicon environments.
  • Write and maintain test cases, validation scripts, and automation for simulation, emulation, and silicon platforms.
  • Develop production diagnostics frameworks and kernel development for silicon validation and productization.
  • Perform post-silicon bring-up and debug of custom data center chips at board and system level.
  • Root cause and resolve issues across silicon, firmware, driver, board, and test-setup layers.
  • Collaborate with RTL design, physical design, firmware, and systems teams to reproduce silicon issues.
  • Build and support validation infrastructure, including test automation frameworks and regression suites.
  • Characterize silicon performance, power, and timing margins across process/voltage/temperature.
  • Document validation findings, bug reports, and silicon errata with detail for design corrections.
  • Contribute to validation methodology and test plans for future silicon generations.

Skills

ASIC/SoC validation
Python
C/C++
SystemVerilog
Hardware debugging
RTL collaboration

Education

Bachelor's degree in Computer Science, Computer Engineering, or equivalent practical experience

Tools

PCIe
DDR
HBM
Ethernet
SerDes
Emulation/prototyping

Job description

Summary

Meta is building custom silicon to power the infrastructure that underlies its family of products and services at global scale. Infrastructure Silicon delivers scalable, reliable custom ASIC solutions for Meta's data center needs and getting from first silicon to fleet-scale production requires a systems-based approach to validation and bring-up.Our teams work across the full silicon lifecycle, from early architecture and design inputs, pre-silicon validation on simulation and emulation platforms, first-silicon bring-up, post-silicon characterization across process, voltage, and temperature corners, and productization into large fleets. We write tests, build bare-metal environments and reusable frameworks that scale from pre-silicon platforms to production deployments, and we build the automation that lets us do it at volume and velocity.

Silicon Validation Engineer, Infrastructure Responsibilities
  1. Develop and execute functional validation plans for custom infrastructure ASICs across pre-silicon and post-silicon environments

  2. Write and maintain test cases, validation scripts, and automation targeting simulation, emulation, and silicon platforms

  3. Develop production diagnostics frameworks and kernel development targeted at silicon validation and productization from early labs to data center deployments

  4. Perform post-silicon bring-up and debug of custom data center chips, including board-level and system-level

  5. Root cause and resolve issues across silicon, firmware, driver, board, and test-setup layers using debug tooling and internal interfaces to isolate causes

  6. Collaborate with RTL design, physical design, firmware team, systems teams, internal and external partners to reproduce and resolve silicon bugs

  7. Build and support validation infrastructure, including test automation frameworks, diagnostics, regression suites, and analysis tooling that scales from the lab to fleet

  8. Characterize silicon performance, power, and timing margins across process, voltage, and temperature corners

  9. Document validation findings, bug reports, and silicon errata with sufficient detail to drive design corrections, and feed insights from production back into next-generation architecture

  10. Contribute to the development of validation methodology and test plans for future silicon generations

Minimum Qualifications
  1. Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta

  2. 2+ years of experience in ASIC or SoC development, validation, or first-silicon bring-up

  3. Experience writing test cases or validation scripts in Python, C/C++, System Verilog, or a comparable language

  4. Experience with troubleshooting, debug and analysis of silicon products, including hardware debug tooling such as logic analyzers, oscilloscopes, JTAG interfaces, or protocol analyzers

  5. Experience collaborating with RTL design or physical design, firmware or systems teams to reproduce and resolve silicon issues

Preferred Qualifications
  1. Experience across the silicon lifecycle for data center applications such as AI/ML or networking

  2. Experience validating high-speed interfaces such as PCIe, DDR, HBM, Ethernet, or SerDes in a data center or server silicon context

  3. Experience with emulation or prototyping platforms used for pre-silicon validation

  4. Exposure to power management validation, including DVFS characterization and low‑power state verification on custom silicon

  5. Familiarity with UVM‑based verification environments and functional coverage closure techniques

  6. Experience developing diagnostics frameworks, low‑level kernels, or bare‑metal test environments for silicon validation

  7. Experience with Linux systems, server systems management, and embedded bus protocols such as I2C, SPI, USB, or PCIe

  8. Experience with silicon productization, manufacturing test, or fleet‑scale deployment

Public Compensation

$114,000/year to $172,000/year + bonus + equity + benefits

Industry

Internet

Equal Opportunity

Meta is proud to be an Equal Employment Opportunity and Aff? Actually the text continues: Meta is proud to be an Equal Employment ...??? Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@meta.com.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Technical Lead, Infrastructure Silicon Validation
Technical Lead, Infrastructure Silicon Validation

Meta • Sunnyvale (CA)

On-site
USD 212,000 - 294,000
Bonus
Equity
Benefits
Pre/Post Silicon Validation Engineer
Pre/Post Silicon Validation Engineer

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
ASIC Validation Engineer, Network Validation & Characterization
ASIC Validation Engineer, Network Validation & Characterization

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Foundry and IP
ASIC Engineer, Foundry and IP

Meta • Austin (TX)

On-site
USD 146,000 - 209,000
ASIC Engineer, Design Verification
ASIC Engineer, Design Verification

Meta • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Silicon Engineer
Silicon Engineer

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Implementation - CAD
ASIC Engineer, Implementation - CAD

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, EDA Infrastructure
ASIC Engineer, EDA Infrastructure

Meta • Menlo Park (CA)

On-site
USD 114,000 - 172,000
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Implementation Engineer, Static Verification
ASIC Implementation Engineer, Static Verification

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Equity
Bonus
Benefits