Silicon Design and Validation Engineer

Broadcom

San Jose (CA)

On-site

USD 120,000 - 192,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Paid sick leave and vacation time

Job summary

A leading semiconductor company located in San Jose is seeking a Silicon Design and Validation Engineer. In this role, you will perform design, verification, and validation of high-speed analog and mixed-signal building blocks while collaborating with teams to launch ASIC products. The ideal candidate has a Master's or PhD in Electrical or Computer Engineering, 6+ years of experience in related fields, and strong problem-solving skills. A comprehensive benefits package is offered, along with a competitive salary range of $120,000 to $192,000.

Qualifications

  • 6+ years of experience in analog and mixed signal IP design, verification, and validation.
  • Experience with design of analog front-end circuits and data converters.
  • Deep understanding of high-speed optical and electrical architectures.

Responsibilities

  • Perform design, verification, and validation of analog and mixed-signal high-speed building blocks.
  • Collaborate with cross-functional teams to launch ASIC products.
  • Conduct bench test debugging and validation of clock generation and timing IPs.

Skills

Analog and mixed signal IP design
Verification and validation
Signal integrity and power integrity
Matlab or Python
Analytical thinking and problem-solving

Education

M.Sc. or PhD in Electrical Engineering or Computer Engineering

Tools

Measurement equipment
DCO
Real-time scopes
Network analyzers

Job description

Job Description

Broadcom is looking for a Silicon Design and Validation Engineer. In this highly visible role, you will perform design, verification and validation of analog and mixed-signal high-speed building blocks. You will collaborate with cross functional teams to launch ASIC products for data center networking.

Qualifications
  • M.Sc. or PhD. in Electrical Engineering or Computer Engineering with 6+ years of experience in analog and mixed signal IP design, verification and validation for high-speed data converters, SerDes and data center networking and optical I/O.
  • Experience with design, validation and verification of analog front-end circuits, Trans-Impedance Amplifiers (TIA), PLLs, VCOs and clocking circuitry.
  • Knowledge of development methodologies, design flows including EDA integration, foundry PDK and associated collaterals.
  • Experience with bench test debug and validation of clock generation and timing IPs, data converters, TIAs, modulator drivers, clock and data recovery (CDR) and SerDes.
  • Validation, verification and characterization of various control loops such as PLLs, LDOs.
  • Deep understanding of signal integrity and power integrity for high-speed designs and experience with PI and SI measurements for correlation and debugging purposes.
  • Experience in test development, debug, and reporting.
  • Ability to work with Matlab or Python.
  • Experience in assessing design bugs and recommending workarounds.
  • Experience with measurement equipment such as DCO, oversampling/real time scopes, and network analyzers. Experience with RF and high speed probing is a plus.
  • System level knowledge and deep understanding of current generation and next generation of optical and electrical high-speed I/Os.
  • Understanding of high-speed optical and electrical interconnect architectures and IEEE standards.
  • Strong analytical thinking and problem-solving skills with excellent attention to details.
  • It is a plus if the candidate has a good understanding of advanced packaging (2.5D / 3D) architectures.
Highly Desired Qualifications
  • Strong written and verbal communication skills, with the specific ability to speak to various technical and management levels.
  • Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results.
  • Excellent time and task management, and interpersonal skills.
  • Willingness to travel when required.
Compensation and Benefits

The annual base salary range for this position is $120,000 - $192,000.

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

EEO Statement

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Silicon Design and Validation Engineer
Silicon Design and Validation Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 120,000 - 192,000
Medical, dental, and vision plans
401(k) with company matching
Paid holidays and sick leave
+1
Design Verification Engineer
Design Verification Engineer

Socket.dev • Broomfield (CO)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company matching
Employee Stock Purchase Program (ESPP)
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Socket.dev • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+2
Senior Digital VLSI Design Engineer
Senior Digital VLSI Design Engineer

Broadcom • San Jose (CA)

On-site
USD 121,900 - 195,000
Discretionary annual bonus
Equity grant
401(k) with company match
+1
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • Broomfield (CO)

On-site
USD 108,000 - 172,800
Medical, dental and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+1
System Signal/Power Integrity Engineer
System Signal/Power Integrity Engineer

Broadcom • Fort Collins (CO)

On-site
USD 120,000 - 170,000
Medical benefits
401(k) with company match
Equity grants
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental, and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+1
I/O Design Engineer
I/O Design Engineer

Socket.dev • Chandler (AZ)

On-site
USD 110,000 - 176,000
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants and annual equity awards
Comprehensive benefits package
RTL Design Engineer
RTL Design Engineer

Broadcom • Chandler (AZ)

On-site
USD 127,100 - 203,400
Medical, dental, and vision plans
401(K) participation with company matching
Employee Stock Purchase Program
+1