Design Verification Engineer

Socket.dev; Broomfield (CO); On-site; USD 144,000 - 230,000; Full time

Benefits offered by this job

Medical, dental and vision plans

401(K) with company matching

Employee Stock Purchase Program (ESPP)

Job summary

Broadcom is seeking a Design Verification Engineer to lead verification of complex digital and mixed-signal IP blocks used in ASIC developments. The role involves verification planning, test bench development, coverage analysis, and debug across RTL and gate-level contexts.

You will work with emulation platforms and FPGA prototyping, adopting advanced verification methodologies and collaborating closely with design teams and EDA vendors to deliver reusable verification environments.

Qualifications

• 12+ years of verification experience for complex digital and MXS circuits.
• Experience verifying designs at block and system levels.
• Experience with PLL/DLL/ADC/DAC in digital and mixed-signal contexts.
• Debug RTL and gate-level netlists; analyze analog/MXS schematics.
• Proficient with SystemVerilog and verification methodologies (UVM, SVA).
• Experience with emulation/FPGA platforms and EDA tools from major vendors.

Responsibilities

• Define verification plans and environment architecture.
• Develop test benches, random and directed test cases; achieve coverage goals.
• Analyze and debug simulation failures at RTL and gate-level; drive coverage closure.

Skills

SystemVerilog

UVM

SVA

RTL debugging

Python scripting

Perl scripting

Git

Education

BS Electrical Engineering / Computer Engineering

MS Electrical Engineering / Computer Engineering

Tools

Synopsys

Cadence

Mentor

Job description

Job Description:

Design Verification Engineer

Broadcom's ASIC Products Division (APD), a worldwide leader in the design of complex custom ASICs and embedded IP, is looking for an experienced verification engineer that will be responsible for modeling and verification activities related to complex digital and mixed signal (MXS) IP blocks used in Broadcom’s ASIC developments.

The engineer will be responsible for defining verification plans and environment architecture, developing test cases and test bench components, coverage analysis and closure, and debug. This position may involve working with emulation and FPGA prototyping platforms and leading efforts in evaluating and driving the adoption of advanced verification methodologies/flows. The engineer will be expected to develop functional models to facilitate the block, system, and ASIC level verification. The candidate must work closely with the design teams and EDA vendors to accomplish the modeling and verification tasks.

The candidate must have experience using SystemVerilog and UVM, designing verification components including UVM agents, checkers, and behavioral models. Experience with implementing and achieving coverage goals by developing random & directed test cases, and SystemVerilog Assertions. This engineer will be responsible for analyzing and debugging simulation failures at the RTL and gate-level. The engineer must be knowledgeable of RTL, gate-level netlists, and SDF and capable of analyzing such formats in the verification context.

Requirements:

• 12+ years of experience with verification concepts and architectures for complex digital and MXS circuits
• Experience verifying designs at the block and system levels.
• Experience with complex digital and mixed-signal circuits (PLL, DLL, ADC, DAC)
• Experience debugging RTL and gate-level netlists, analyzing schematic diagrams of analog / MXS circuits
• Experience using SystemVerilog and advanced verification concepts and methodologies (UVM, SVA)
• Experience with Synopsys, Cadence, and Mentor simulations tools
• Demonstrated ability to plan and deploy complex, reusable, and scalable verification environments
• Experience with Perl/Python and Tcl or other scripting languages
• Experience with version control systems (DesignSync, git)
• Superior writing, grammar, and verbal communication skills
• Excellent problem solver; develops and employs automated processes where applicable
• Worked independently and in a global team and dynamic environment in a highly visible role
• Possesses ability to learn and adapt to new tools and methodologies on the fly
• Must have legal authorization to work in the US

It is a plus if the candidate has expertise in one or more of the following areas:

• Experience with hardware design and debug
• Experience with emulation (Palladium, Veloce, Zebu) and FPGA (Xilinx) platforms
• Formal verification concepts / experience is a plus
• Experience with verifying iJTAG network using ICL and PDL in the Tessent tool a plus
• Experience with co-simulation a plus

Education and Experience required:

• BS in Electrical Engineering / Computer Engineering and 12+ years of related experience; or an MS in Electrical Engineering / Computer Engineering and 10+ years of related experience.

Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.