Signal & Power Integrity Engineer for HPC & 3D Packaging

Google LLC

Sunnyvale (CA)

On-site

USD 163,000 - 236,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Google Sunnyvale, CA is seeking a Signal Integrity/Power Integrity Engineer to lead chip and package SI/PI design and verification. You will work across chip architecture, physical design, and validation teams to ensure robust SI/PI performance for HP platforms and TPU integration.

The role emphasizes collaboration, test environment setup, and automation using Python/MATLAB/C++. In-person interviews are typical, and compensation includes a substantial base with bonus and equity components.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field, or equivalent practical experience.
  • 8 years of experience in SI/PI design for chip/package or system PCB.
  • Experience in industry SIPI modeling tool chains (HFSS, ADS, Sigrity, Siwave).
  • Experience with lab bring-up, test environments, and characterization for high-speed memory and SerDes.

Responsibilities

  • Lead SI/PI analysis and optimization for chip and advanced packaging.
  • Collaborate with chip architecture, physical design, STA, package, and validation teams.
  • Drive SI/PI implementations on chip and in packages from concept to production.
  • Develop automated data processing flows using Python/ MATLAB/ C++.

Skills

SI/PI design experience
SIPI tool chains
lab bring-up and characterization
Python/ MATLAB / C++ for automation

Education

Bachelor's degree in Electrical Engineering, Computer Engineering or related field
Master's degree or PhD in EE/CE/CS with emphasis on computer architecture

Tools

HFSS
ADS
Sigrity
Siwave

Job description

Google Sunnyvale, CA is seeking a Signal Integrity/Power Integrity Engineer to lead chip and package SI/PI design and verification. You will work across chip architecture, physical design, and validation teams to ensure robust SI/PI performance for HP platforms and TPU integration.

The role emphasizes collaboration, test environment setup, and automation using Python/MATLAB/C++. In-person interviews are typical, and compensation includes a substantial base with bonus and equity components.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Signal & Power Integrity Engineer for AI Hardware
Signal & Power Integrity Engineer for AI Hardware

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Signal & Power Integrity Engineer for AI/TPU Hardware
Signal & Power Integrity Engineer for AI/TPU Hardware

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems
Senior SI/PI Engineer for 2.5D/3D Chip-Package Systems

Meta • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Signal and Power Integrity Engineer
Signal and Power Integrity Engineer

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Signal and Power Integrity Engineer
Signal and Power Integrity Engineer

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Chip Package Signal and Power Integrity Engineer
Chip Package Signal and Power Integrity Engineer

Google • Sunnyvale (CA)

On-site
USD 192,000 - 278,000
Senior Signal & Power Integrity Engineer
Senior Signal & Power Integrity Engineer

Qualcomm • San Diego (CA)

On-site
USD 127,000 - 191,000
Silicon Packaging Engineer
Silicon Packaging Engineer

Socket.dev • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Senior Silicon Packaging & SI/PI Engineer
Senior Silicon Packaging & SI/PI Engineer

Meta • Menlo Park (CA)

On-site
USD 178,000 - 250,000
Senior Signal & Power Integrity Engineer – 2.5D/3D-IC Packaging
Senior Signal & Power Integrity Engineer – 2.5D/3D-IC Packaging

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 157,000 - 213,000
Health insurance
RSUs supporting compensation
401(k) matching
+2