Senior VLSI ASIC Logic Design Engineer - Hybrid

Hewlett Packard Enterprise

Fort Collins (CO)

Hybrid

USD 147,000 - 279,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Hewlett Packard Enterprise is seeking a Senior VLSI ASIC Logic Design Engineer to drive architecture, design, verification, and prototype fabrication of complex ASICs. This role includes leading teams of VLSI engineers and collaborating with internal and external partners on all stages of development.

The position requires 6–10 years of VLSI experience, expert knowledge of digital logic and computer architecture, and strong communication skills.

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or equivalent with 6–10 years of VLSI design, verification, or implementation.
  • Expert level proficiency in VLSI principles, digital logic, and computer architecture.
  • Strong programming/scripting experience and knowledge of EDA tools.
  • Experience in executive written and verbal communication; English proficiency.
  • Patents or publications in VLSI or hardware designs are a plus.

Responsibilities

  • Provide technical leadership for all stages of VLSI design and development for complex products, including design, validation, and testing.
  • Review and evaluate designs for compliance with VLSI guidelines and standards; provide feedback to improve product quality.
  • Provide VLSI architecture design and platform leadership to cross-organization projects and initiatives.
  • Lead a project team of VLSI engineers and partners to develop reliable, cost-effective, high-quality solutions.
  • Mentor less experienced staff to promote VLSI design innovation and excellence.
  • Participate in selecting future technical leaders within the team.
  • Drive VLSI innovation by integrating new technologies into projects and design organizations.

Skills

VLSI design
Digital logic
Computer architecture
Analytical skills
Executive communication
English proficiency
Project leadership

Education

Electrical/Computer Engineering degree

Tools

EDA tools
FPGA tools

Job description

Hewlett Packard Enterprise is seeking a Senior VLSI ASIC Logic Design Engineer to drive architecture, design, verification, and prototype fabrication of complex ASICs. This role includes leading teams of VLSI engineers and collaborating with internal and external partners on all stages of development.

The position requires 6–10 years of VLSI experience, expert knowledge of digital logic and computer architecture, and strong communication skills.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hybrid Senior VLSI ASIC Logic Design Engineer
Hybrid Senior VLSI ASIC Logic Design Engineer

HITEC • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Senior VLSI/ASIC Design Architect (Hybrid)
Senior VLSI/ASIC Design Architect (Hybrid)

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 174,000 - 353,000
Hybrid Senior VLSI Architect & Tech Leader
Hybrid Senior VLSI Architect & Tech Leader

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 174,000 - 353,000
Senior VLSI Architect & Technologist (Hybrid)
Senior VLSI Architect & Technologist (Hybrid)

Tealhq • Sunnyvale (CA)

Hybrid
USD 220,000 - 320,000
Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion
Senior VLSI ASIC Design Lead: Architecture to Validation
Senior VLSI ASIC Design Lead: Architecture to Validation

Hewlett Packard Enterprise • United States

On-site
USD 140,000 - 321,000
Senior ASIC Verification Architect — Hybrid (2 days in office)
Senior ASIC Verification Architect — Hybrid (2 days in office)

HITEC • Chippewa Falls (WI)

Hybrid
USD 140,000 - 321,000
Hybrid work model
Inclusive culture
Principal ASIC Design Engineer | Hybrid, Equity & Bonus
Principal ASIC Design Engineer | Hybrid, Equity & Bonus

HP Enterprise • Sunnyvale (CA)

Hybrid
USD 180,000 - 290,000
Annual equity awards
Hybrid work model
Annual bonus
Hybrid VLSI Engineer I - IC Design & Verification
Hybrid VLSI Engineer I - IC Design & Verification

Hewlett Packard Enterprise Company in • Roseville (CA)

Hybrid
USD 84,000 - 170,000
Health & wellbeing programs
Professional development opportunities
Inclusive workplace culture
Hybrid Senior ASIC Verification Engineer
Hybrid Senior ASIC Verification Engineer

Hewlett Packard Enterprise Company • Sunnyvale (CA)

Hybrid
USD 159,000 - 321,000
Senior ASIC Verification Engineer – Lead VLSI Innovation
Senior ASIC Verification Engineer – Lead VLSI Innovation

Hewlett Packard Enterprise Development LP • Roseville (CA)

On-site
USD 153,500 - 310,500
Health & Wellbeing Benefits
Personal & Professional Development Programs
Flexible Work Management