Senior VLSI ASIC Design Lead: Architecture to Validation

Hewlett Packard Enterprise

United States

Vor Ort

USD 140.000 - 321.000

Vollzeit

Vor 3 Tagen
Sei unter den ersten Bewerbenden

Erhalte eine Antwort von diesem Arbeitgeber

Dein Lebenslauf und dein Anschreiben, genau auf das zugeschnitten, was gesucht wird.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

Hewlett Packard Enterprise is seeking a Compliance Leadership role focused on leading complex ASIC and VLSI design projects from architecture through validation and testing. You will provide technical leadership, review designs for compliance and quality, mentor engineers, guide outsourced partners, and drive VLSI innovation.

This on-site, full-time position at HPE requires collaboration across cross-functional teams and contributes to platform architecture and strategic initiatives.

Aufgaben

  • Lead complex ASIC and VLSI design projects from architecture through validation.
  • Provide technical leadership, review designs for compliance and quality.
  • Mentor engineers and guide outsourced development partners.

Jobbeschreibung

Hewlett Packard Enterprise is seeking a Compliance Leadership role focused on leading complex ASIC and VLSI design projects from architecture through validation and testing. You will provide technical leadership, review designs for compliance and quality, mentor engineers, guide outsourced partners, and drive VLSI innovation.

This on-site, full-time position at HPE requires collaboration across cross-functional teams and contributes to platform architecture and strategic initiatives.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Senior VLSI ASIC Logic Design Engineer - Hybrid
Senior VLSI ASIC Logic Design Engineer - Hybrid

Hewlett Packard Enterprise • Fort Collins (CO)

Hybrid
USD 147.000 - 279.000
Senior VLSI/ASIC Design Architect (Hybrid)
Senior VLSI/ASIC Design Architect (Hybrid)

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 174.000 - 353.000
Hybrid Senior VLSI Architect & Tech Leader
Hybrid Senior VLSI Architect & Tech Leader

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 174.000 - 353.000
Senior ASIC Verification Engineer – Lead VLSI Innovation
Senior ASIC Verification Engineer – Lead VLSI Innovation

Hewlett Packard Enterprise Development LP • Roseville (CA)

Vor Ort
USD 153.500 - 310.500
Health & Wellbeing Benefits
Personal & Professional Development Programs
Flexible Work Management
Senior VLSI Architect & Technologist (Hybrid)
Senior VLSI Architect & Technologist (Hybrid)

Tealhq • Sunnyvale (CA)

Hybrid
USD 220.000 - 320.000
Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion
Senior VLSI ASIC Logic Design Engineer
Senior VLSI ASIC Logic Design Engineer

Hewlett Packard Enterprise • USA

Vor Ort
USD 140.000 - 321.000
Senior VLSI Technologist & Architectural Leader (Hybrid)
Senior VLSI Technologist & Architectural Leader (Hybrid)

Hewlett Packard Enterprise • Sunnyvale (CA)

Hybrid
USD 183.000 - 390.000
Hybrid work model
Senior ASIC Verification Architect — Hybrid (2 days in office)
Senior ASIC Verification Architect — Hybrid (2 days in office)

HITEC • Chippewa Falls (WI)

Hybrid
USD 140.000 - 321.000
Hybrid work model
Inclusive culture
Director of ASIC Design & Front-End Implementation
Director of ASIC Design & Front-End Implementation

HITEC • Roseville (CA)

Vor Ort
USD 230.000 - 300.000
Senior Principal ASIC Design Lead — Networking
Senior Principal ASIC Design Lead — Networking

Hewlett Packard Enterprise Development LP • Roseville (CA)

Vor Ort
USD 174.000 - 353.000