Senior Verification Engineer - Automotive Digital IP

NXP Semiconductors

Austin (TX)

Hybrid

USD 120,000 - 180,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

NXP Semiconductors in Austin is seeking a Senior Verification Engineer to join the MME MCU/MPU Digital IP team. You will drive a zero-defect mindset, lead verification efforts, and mentor a small team while delivering robust verification for automotive and MCU IPs.

Qualifications include a BSEE with 5+ years or an MSEE with 3+ years, or a PhD with 1+ year, plus strong Verilog/SystemVerilog, UVM, and formal verification experience. Proficiency in Python/Perl is a plus.

Qualifications

  • BSEE/MSEE/PhD with relevant semiconductor verification experience.
  • Experience in RTL verification for automotive or MCU/MPU IPs is preferred.
  • Strong debugging and root-cause analysis skills required.

Responsibilities

  • Define and execute verification plans.
  • Develop and implement verification testbenches.
  • Develop testbench components such as drivers, monitors, and scoreboards with UVM VIPs.
  • Create directed and constrained-random stimulus.
  • Analyze RTL and coverage results; model functional coverage.
  • Develop SystemVerilog assertions and authoritative verification
  • Apply formal verification methodologies; leverage debugging tools

Skills

DDR
PCIe
AMBA (CHI/ACE/AXI)
Verilog
SystemVerilog
OVM/UVM
Formal verification
AI/LLM-assisted verification
Testbench debugging
Python/Perl/UNIX/Linux scripting
Coverage analysis

Education

BSEE
MSEE
PhD

Tools

OVM/UVM tools

Job description

NXP Semiconductors in Austin is seeking a Senior Verification Engineer to join the MME MCU/MPU Digital IP team. You will drive a zero-defect mindset, lead verification efforts, and mentor a small team while delivering robust verification for automotive and MCU IPs.

Qualifications include a BSEE with 5+ years or an MSEE with 3+ years, or a PhD with 1+ year, plus strong Verilog/SystemVerilog, UVM, and formal verification experience. Proficiency in Python/Perl is a plus.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Verification Engineer, Digital IP
Lead Verification Engineer, Digital IP

NXP Semiconductors • Austin (TX)

Hybrid
USD 95,000 - 135,000
Senior Verification Engineer - Lead Zero-Defect RTL
Senior Verification Engineer - Lead Zero-Defect RTL

NXP Semiconductors • Austin (TX)

On-site
USD 120,000 - 180,000
Senior Digital IP Verification Leader
Senior Digital IP Verification Leader

NXP Semiconductors • Austin (TX)

Hybrid
USD 120,000 - 155,000
Senior Verification Engineer
Senior Verification Engineer

NXP Semiconductors • Austin (TX)

Hybrid
USD 120,000 - 180,000
R-10066102 Senior Verification Engineer
R-10066102 Senior Verification Engineer

NXP Semiconductors • Austin (TX)

On-site
USD 120,000 - 180,000
R-10063886 Principal Digital IP Verification Engineer
R-10063886 Principal Digital IP Verification Engineer

NXP Semiconductors • Austin (TX)

On-site
USD 110,000 - 150,000
Verification Engineer II
Verification Engineer II

NXP Semiconductors • Austin (TX)

Hybrid
USD 95,000 - 135,000
Lead Digital IP Verification Engineer — Hybrid (Austin)
Lead Digital IP Verification Engineer — Hybrid (Austin)

NXP Semiconductors • Austin (TX)

Hybrid
USD 110,000 - 150,000
Senior PMIC Digital Verification Lead
Senior PMIC Digital Verification Lead

NXP Semiconductors • Chandler (AZ)

Hybrid
USD 120,000 - 165,000
Principal Digital IP Verification Engineer
Principal Digital IP Verification Engineer

NXP Semiconductors • Austin (TX)

Hybrid
USD 120,000 - 155,000