Senior Staff Engineer, Analog & Mixed-Signal IO

Samsung Semiconductor

San Jose (CA)

On-site

USD 163,000 - 253,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

PTO 4+ weeks
Medical/Dental/Vision/401k
Flexible work policy

Job summary

Samsung Semiconductor in San Jose, CA is hiring for a senior IC design role focused on analog/mixed-signal circuits and high-speed I/O interfaces. You will directly design, simulate, and verify high-performance circuits and collaborate with layout teams to ensure top-tier performance on next-generation memory I/O solutions.

The role requires extensive experience with CMOS nodes, DDR/LPDDR/GDDR/HBM interfaces, and strong scripting for automation.

Qualifications

  • BS 10+ years experience, MS 8+years, PhD 5+ years preferred in EE/CS.
  • 5+ years of experience in SoC architecture and high-speed serial interfaces.
  • Experience with high-speed interfaces (DDR, LPDDR, GDDR, HBM) and layout impacts.
  • Strong scripting and automation skills; proficient with Cadence, MATLAB, and EM tools.

Responsibilities

  • Design and simulate analog/mixed-signal circuits; verify with the team.
  • Guide layout planning and supervise layout engineers for optimal performance.
  • Own circuit and system specs; document designs and results.

Skills

SoC architecture
High-speed I/O design
Analog/mixed-signal design
Circuit design
Layout requirements
Python scripting

Education

BS Electrical Engineering
MS Electrical Engineering
PhD in EE

Tools

Cadence
MATLAB/Simulink
EM tools
Tcl/Perl scripting
Python

Job description

Samsung Semiconductor in San Jose, CA is hiring for a senior IC design role focused on analog/mixed-signal circuits and high-speed I/O interfaces. You will directly design, simulate, and verify high-performance circuits and collaborate with layout teams to ensure top-tier performance on next-generation memory I/O solutions.

The role requires extensive experience with CMOS nodes, DDR/LPDDR/GDDR/HBM interfaces, and strong scripting for automation.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Mixed-Signal IC Design Lead
Senior Mixed-Signal IC Design Lead

Samsungsemiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
Generous paid time off
Flexible work environment
Health and wellness benefits
+1
Senior High-Speed I/O Digital Design Engineer
Senior High-Speed I/O Digital Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
PTO & holidays
Health and wellness programs
Competitive benefits
Senior HSIO Digital Design Engineer – Die-to-Die I/O Expert
Senior HSIO Digital Design Engineer – Die-to-Die I/O Expert

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Senior SOC Integration Engineer — Memory & AI
Senior SOC Integration Engineer — Memory & AI

Conductor • San Jose (CA)

On-site
USD 219,000 - 351,000
Medical/Dental/Vision/401k health plan
Incentive opportunities
4+ weeks of paid time off
+1
Staff Engineer, High-Speed I/O Analog-Mixed Circuit
Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
PTO 4+ weeks
Medical/Dental/Vision/401k
Flexible work policy
Senior RTL Engineer - IO Die & Chiplet Interconnect
Senior RTL Engineer - IO Die & Chiplet Interconnect

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Onsite café and gym
Flexible work environment
+2
Senior SRAM Circuit Design Engineer — High-Performance Memory
Senior SRAM Circuit Design Engineer — High-Performance Memory

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Medical/Dental/Vision/401k
Charitable giving match
+2
Senior Physical Design Engineer Memory-Centric SoC
Senior Physical Design Engineer Memory-Centric SoC

Conductor • San Jose (CA)

On-site
USD 138,000 - 206,000
4+ weeks PTO
Competitive benefits
Fertility/adoption support
+1
Lead Memory-Centric SoC Physical Design Engineer
Lead Memory-Centric SoC Physical Design Engineer

Samsung Semiconductor • San Jose (CA)

On-site
USD 138,000 - 206,000
Onsite Café and gym
Flexible work environment
Comprehensive benefits
Senior High-Speed IO & AMS Design Engineer
Senior High-Speed IO & AMS Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 220,000
AMD benefits