Senior SMTS: Silicon Design & Formal Verification Lead

Advanced Micro Devices, Inc.

Austin (TX)

On-site

USD 160,000 - 230,000

Full time

20 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Advanced Micro Devices, Inc. (AMD) is seeking a Senior Silicon Design Engineer to lead a research group focused on formal verification domains.

You will explore ISA and memory model formalization, define long-term strategy, and drive best-in-class verification infrastructure across ASIC design. Responsibilities include developing advanced methodologies for datapath and control logic, scaling verification for GPU/AI processors, and collaborating with engineers across the company to improve

Qualifications

  • Four years of experience in formal verification of algorithms, engines, and use cases.
  • SystemVerilog Assertion and abstract model development.
  • Using formal verification tools from both Academy and EDA vendors (JasperGold, VC Formal, Murphi, or theorem prover).
  • Delivering high-quality verification for modern, large-scale processor design, such as CPU, GPU, or AI processor.
  • Computer architecture and graphics pipeline; and
  • Developing formal verification infrastructure for FPV, DPV, SEV, and other use cases.

Responsibilities

  • Lead the research group for emerging formal verification domains like security, safety, low-power and architecture-level formal verification.
  • Define long-term strategy for formal verification expansion and steer the technical roadmap.
  • Develop cutting-edge verification methodologies for the whole graphics design, including datapath and control logic.
  • Scale formal verification to large, critical designs to ensure bug-free quality.
  • Collaborate with cross-functional teams on ASIC/layout design and evaluate design flows.

Skills

Formal verification techniques
SystemVerilog
CPU/GPU architecture
Cross-functional collaboration

Education

Master’s degree in Computer/Electrical/Electronics Engineering
Bachelor’s degree + 6 years experience alternative

Tools

JasperGold
VC Formal
Murphi
Theorem prover

Job description

Advanced Micro Devices, Inc. (AMD) is seeking a Senior Silicon Design Engineer to lead a research group focused on formal verification domains.

You will explore ISA and memory model formalization, define long-term strategy, and drive best-in-class verification infrastructure across ASIC design. Responsibilities include developing advanced methodologies for datapath and control logic, scaling verification for GPU/AI processors, and collaborating with engineers across the company to improve

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SMTS Silicon Design Engineer
SMTS Silicon Design Engineer

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 160,000 - 230,000
Senior Silicon Verification Engineer - IP & Graphics
Senior Silicon Verification Engineer - IP & Graphics

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 130,000 - 165,000
Health benefits
Senior DFT & Silicon Verification Engineer
Senior DFT & Silicon Verification Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 140,000 - 200,000
Lead Formal Verification Engineer – Graphics & GPU IP
Lead Formal Verification Engineer – Graphics & GPU IP

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
Benefits at a glance
Silicon Design Engineer - ASIC/SoC & Verification
Silicon Design Engineer - ASIC/SoC & Verification

Advanced Micro Devices, Inc. • Santa Clara (CA)

On-site
USD 120,000 - 180,000
Senior Microprocessor Verification Engineer- Hands-On Impact
Senior Microprocessor Verification Engineer- Hands-On Impact

Advanced Micro Devices, Inc. • Town of Fishkill (NY)

On-site
USD 120,000 - 190,000
Senior Network SoC Verification Engineer
Senior Network SoC Verification Engineer

Advanced Micro Devices, Inc. • Santa Clara (CA)

On-site
USD 150,000 - 190,000
Lead Silicon Verification Architect (DDR5/NoC/HBM)
Lead Silicon Verification Architect (DDR5/NoC/HBM)

AMD • San Jose (CA)

On-site
USD 180,000 - 260,000
Lead Design Verification Engineer - Networking ASICs
Lead Design Verification Engineer - Networking ASICs

Advanced Micro Devices • Santa Clara (CA)

Hybrid
USD 140,000 - 190,000
Senior Staff DFT & Silicon Verification Architect
Senior Staff DFT & Silicon Verification Architect

AMD • San Jose (CA)

Hybrid
USD 180,000 - 240,000
AMD Benefits at a glance