Senior Silicon Validation Engineer - SoC Bring-Up & Debug

MatX

Mountain View (CA)

On-site

USD 170,000 - 600,000

Full time

5 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

PTO & holidays
Healthcare & dental Vision
401K with company match
Professional development budget
Team meals & reimbursements
Commuting reimbursement
Mental health benefits

Job summary

MatX is building a compute platform for AGI and seeks silicon micro-architects and design engineers to deliver high-performance silicon for GenAI products. You will own silicon bring-up and validation from first power-on through production readiness, developing validation plans and working across DV, emulation, lab validation, and package validation.

Candidates should have hands-on silicon validation experience, ability to debug complex cross-functional failures, and familiarity with C/C++,

Qualifications

  • Hands-on silicon validation and post-silicon bring-up experience.
  • Experience validating complex SoCs or accelerators.
  • Strong understanding of digital hardware and SoC architecture.
  • Ability to debug cross-functional failures to root cause.
  • Experience with real silicon and lab platforms.
  • Familiarity with firmware, drivers, and low-level hardware access.
  • Ability to read specifications, register descriptions, and RTL.
  • Proven cross-functional collaboration skills.

Responsibilities

  • Own silicon bring-up and validation from power-on through feature validation and production readiness.
  • Develop and execute validation plans for chip-level and SiP-level functionality, performance, reliability, and system behavior.
  • Validate boot, reset, initialization, power management, recovery, memory, interconnect, high-speed interfaces, and package-level functionality.
  • Work across Top-level DV, Palladium emulation, lab validation, and package validation to improve coverage and correlation between environments.
  • Debug complex failures using logs, registers, traces, waveforms, firmware output, and lab equipment.
  • Analyze issues across RTL, firmware, software, board, package, and silicon boundaries.
  • Collaborate with architecture, design, DV, emulation, firmware, software, and product engineering teams.
  • Define observability and debug requirements and improve validation automation, execution, and failure triage.

Skills

silicon validation
post-silicon bring-up
hardware emulation
Top-level DV
cross-functional collaboration
debug complex failures
read C/C++ for debug
Python scripting

Tools

Cadence Palladium
SystemVerilog
UVM
assertions
waveform debugging

Job description

MatX is building a compute platform for AGI and seeks silicon micro-architects and design engineers to deliver high-performance silicon for GenAI products. You will own silicon bring-up and validation from first power-on through production readiness, developing validation plans and working across DV, emulation, lab validation, and package validation.

Candidates should have hands-on silicon validation experience, ability to debug complex cross-functional failures, and familiarity with C/C++,

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead Silicon Bring-Up & Validation Engineer
Lead Silicon Bring-Up & Validation Engineer

Doist • Mountain View (CA)

On-site
USD 170,000 - 475,000
Health insurance
Paid time off
Parental leave
+3
Silicon Validation Engineer — Hybrid, Equity & Benefits
Silicon Validation Engineer — Hybrid, Equity & Benefits

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
12 company holidays
Up to 3 weeks remote work
+1
Silicon Micro-Architect & RTL Design Engineer
Silicon Micro-Architect & RTL Design Engineer

MatX • Mountain View (CA)

Hybrid
USD 260,000 - 600,000
Paid time off
Health insurance
401K with company contribution
+1
Silicon Verification Engineer (SystemVerilog, ABV)
Silicon Verification Engineer (SystemVerilog, ABV)

MatX • Mountain View (CA)

On-site
USD 160,000 - 600,000
PTO 4 weeks
Company holidays
Remote work up to 3 weeks
+3
Silicon Architect & RTL Designer - High-Perf Compute
Silicon Architect & RTL Designer - High-Perf Compute

MatX • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
PTO 4 weeks
12 company holidays
Up to 3 weeks remote work
+4
Silicon Verification Engineer — Remote-Friendly AI Compute
Silicon Verification Engineer — Remote-Friendly AI Compute

MatX Inc. • Mountain View (CA)

Hybrid
USD 250,000 - 600,000
4 weeks PTO
Holidays
Up to 3 weeks remote work
+1
Lead Post-Silicon Debug & Validation Engineer
Lead Post-Silicon Debug & Validation Engineer

EngineersOfAI • Austin (TX)

On-site
USD 100,000 - 130,000
SoC Design Verification Engineer | Remote Options + Equity
SoC Design Verification Engineer | Remote Options + Equity

MatX • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO
12 holidays
Up to 3 weeks remote work
+10
Senior AI Accelerator Silicon Validation Engineer
Senior AI Accelerator Silicon Validation Engineer

The Consensus • San Jose (CA)

On-site
USD 140,000 - 210,000
Medical, dental, and vision packages
Waiver credit of $500 per month for wa
Housing subsidy of $2k per month
+4
Silicon Validation Engineer
Silicon Validation Engineer

MatX Inc. • Mountain View (CA)

Hybrid
USD 160,000 - 600,000
4 weeks PTO (accrued)
12 company holidays
Up to 3 weeks remote work
+1