Senior SI/PI Engineer — AI Compute Servers

Jobtailor

Fremont (CA)

On-site

USD 150,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Jobtailor in Fremont, CA is seeking an experienced Signal Integrity and Power Integrity engineer to lead high-speed channel design, PDN targeting, and realistic routing rules for PCIe Gen5/Gen6, CXL, NVLink, and DDR5/DDR6 memory.

You will model and simulate with HFSS, ADS, HSPICE, Sigrity; build IBIS-AMI simulations and perform lab validation using oscilloscopes and VNAs to drive corrective design changes across boards, layout, and mechanical teams.

Qualifications

  • 6+ years of hands-on SI/PI experience in high-speed servers, GPUs, or related high-speed digital systems.
  • Proven delivery of designs into production.
  • Familiar with PCIe, CXL, DDR JEDEC and Ethernet electrical specs and compliance methodologies.

Responsibilities

  • Lead SI/PI analysis for high-speed interfaces (PCIe Gen5/Gen6, CXL, NVLink, DDR5/DDR6).
  • Design and validate PDN impedance, decoupling, and IR-drop strategies.
  • Model, simulate, and validate channel performance using HFSS/ADS/HSPICE/Sigrity; develop IBIS-AMI and S-parameter based channels.
  • Perform lab validation with oscilloscopes, VNAs, TDRs; correlate simulation to lab data and drive design changes.
  • Collaborate with board, layout, and mechanical teams to embed SI/PI rules into stackups and routing.

Skills

Signal Integrity
Power Integrity
Modeling & Simulation
Lab Validation
Cross-functional Collaboration

Education

Bachelor's or Master's in Electrical Engineering

Tools

HFSS
ADS
HSPICE
Sigrity

Job description

Jobtailor in Fremont, CA is seeking an experienced Signal Integrity and Power Integrity engineer to lead high-speed channel design, PDN targeting, and realistic routing rules for PCIe Gen5/Gen6, CXL, NVLink, and DDR5/DDR6 memory.

You will model and simulate with HFSS, ADS, HSPICE, Sigrity; build IBIS-AMI simulations and perform lab validation using oscilloscopes and VNAs to drive corrective design changes across boards, layout, and mechanical teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior SI/PI Engineer – AI and Compute Server Design
Senior SI/PI Engineer – AI and Compute Server Design

Jobtailor • Fremont (CA)

On-site
USD 150,000 - 210,000
Senior SI/PI Engineer for High-Speed AI Hardware
Senior SI/PI Engineer for High-Speed AI Hardware

Socket.dev • Los Altos (CA)

On-site
USD 150,000 - 190,000
Senior SI/PI Engineer for AI Compute Servers
Senior SI/PI Engineer for AI Compute Servers

Hyve Solutions • Bend (OR)

On-site
USD 127,000 - 170,000
Senior SI/PI Engineer for High-Speed AI Hardware
Senior SI/PI Engineer for High-Speed AI Hardware

Majestic Labs ai • Los Altos (CA)

On-site
USD 150,000 - 210,000
Senior SI/PI Engineer for High-Speed Systems
Senior SI/PI Engineer for High-Speed Systems

AMD • Santa Clara (CA)

On-site
USD 140,000 - 180,000
Benefits at a glance
Senior SI/PI Engineer for Multi-Gigabit PCB & PDN
Senior SI/PI Engineer for Multi-Gigabit PCB & PDN

The Consensus • San Jose (CA)

On-site
USD 140,000 - 230,000
Medical, dental & vision coverage
Housing subsidy
Relocation support
+3
Senior SI/PI Engineer — High-Speed Signals & Memory
Senior SI/PI Engineer — High-Speed Signals & Memory

Advanced Micro Devices • United States

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Senior SI/PI Engineer for High-Speed Systems
Senior SI/PI Engineer for High-Speed Systems

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Senior SI/PI Engineer - AI and Compute Server Design
Senior SI/PI Engineer - AI and Compute Server Design

Hyve Solutions • Bend (OR)

On-site
USD 127,000 - 170,000
Signal Integrity Engineer - SR Staff (Ansys HFSS, ADS, PCIe, HyperLynx)
Signal Integrity Engineer - SR Staff (Ansys HFSS, ADS, PCIe, HyperLynx)

Confidential Company • Austin (TX)

On-site
USD 120,000 - 150,000