Senior SI Architect – PCIe Gen6+/CXL for Data Center

Qualcomm

Austin (TX)

On-site

USD 221,000 - 332,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. seeks a senior Signal Integrity Architect to own PCIe Gen 6+ and CXL SI across data center server platforms. You will lead end-to-end channel analysis, board-to-package interactions, and signoff for high-speed interconnects, collaborating with silicon, firmware, and validation teams.

You will develop channel budgets, test plans, and verification methodologies, mentoring engineers and driving cross‑functional SI projects in a fast-paced environment.

Qualifications

  • Experience leading PCIe Gen6/CXL SI from architecture to validation.
  • Strong knowledge of transmission-line theory, crosstalk, jitter, and channel analysis.
  • Hands-on with package-to-board and full-channel models; lab correlation a must.

Responsibilities

  • Own end-to-end SI analysis and design closure for PCIe Gen6+ and CXL interfaces.
  • Develop channel budgets, margin analyses, and signoff criteria.
  • Guide REFCLK distribution and retimer integration; ensure platform signoff.
  • Build and automate analysis flows to improve productivity and accuracy.
  • Collaborate with firmware, silicon, and validation teams for bring-up and debug.
  • Contribute to design guides and technical reviews.

Skills

PCIe Gen6
CXL
SI analysis
S-parameters
Jitter analysis
Python scripting
Unix/Linux

Education

Master's in Electrical/Computer Engineering
PhD preferred

Tools

HFSS/SIwave
Sigrity/Clarity
CST
ADS
HSPICE

Job description

Qualcomm Technologies, Inc. seeks a senior Signal Integrity Architect to own PCIe Gen 6+ and CXL SI across data center server platforms. You will lead end-to-end channel analysis, board-to-package interactions, and signoff for high-speed interconnects, collaborating with silicon, firmware, and validation teams.

You will develop channel budgets, test plans, and verification methodologies, mentoring engineers and driving cross‑functional SI projects in a fast-paced environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior SI Architect: PCIe Gen 6+/CXL for Data Center
Senior SI Architect: PCIe Gen 6+/CXL for Data Center

Qualcomm • San Diego (CA)

On-site
USD 221,000 - 332,000
Senior Signal Integrity Architect - PCIe Gen6+/CXL
Senior Signal Integrity Architect - PCIe Gen6+/CXL

Qualcomm • Hillsboro (OR)

On-site
USD 221,000 - 332,000
Signal Integrity Engineer - High-Speed SI/PI & PCIe/USB4
Signal Integrity Engineer - High-Speed SI/PI & PCIe/USB4

Qualcomm • San Diego (CA)

On-site
USD 112,000 - 167,000
Senior Server IO Architect: PCIe/CXL & Datacenter IO
Senior Server IO Architect: PCIe/CXL & Datacenter IO

Qualcomm • Santa Clara (CA)

On-site
USD 284,900 - 427,300
Senior Packaging SIPI Engineer — High‑Speed SerDes & SI/PI
Senior Packaging SIPI Engineer — High‑Speed SerDes & SI/PI

Qualcomm • San Diego (CA)

On-site
USD 202,000 - 302,000
AI Datacenter PCIe Subsystem Architect
AI Datacenter PCIe Subsystem Architect

Qualcomm • Santa Clara (CA)

On-site
USD 164,000 - 265,000
Signal Integrity Engineer - High-Speed SI/PI & IO Design
Signal Integrity Engineer - High-Speed SI/PI & IO Design

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 112,000 - 167,000
Signal Integrity Architect, PCIe/CXL
Signal Integrity Architect, PCIe/CXL

Qualcomm • Austin (TX)

On-site
USD 221,000 - 332,000
Signal Integrity Architect, PCIe/CXL
Signal Integrity Architect, PCIe/CXL

Qualcomm • Hillsboro (OR)

On-site
USD 221,000 - 332,000
Signal Integrity Architect, PCIe/CXL
Signal Integrity Architect, PCIe/CXL

Qualcomm • San Diego (CA)

On-site
USD 221,000 - 332,000