Senior RTL Design Engineer

Mueon Corporation

Portland (OR)

On-site

USD 110,000 - 165,000

Full time

11 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Mueon is seeking an RTL Design Engineer to translate architectures into high-performance, low-power RTL for AI-ready SoCs. You will design synthesizable Verilog/SystemVerilog, collaborate with architecture, verification, and physical design, and drive silicon-ready IP from concept to tape-out.

Responsibilities include RTL development, debugging, simulation, CDC/RDC analysis, linting, and test integration. A strong background in ASIC/FPGA design, Verilog/SystemVerilog, and scripting is required

Qualifications

  • Bachelor’s degree or higher in a relevant engineering field.
  • Strong RTL development experience for ASIC/FPGA designs.
  • Experience with Verilog/SystemVerilog and sim tools.

Responsibilities

  • Design and develop synthesizable RTL using Verilog and SystemVerilog for complex digital IP blocks and SoC subsystems
  • Translate architectural and microarchitecture specifications into high-perf hardware implementations
  • Collaborate with verification engineers to develop verification plans and resolve design issues
  • Perform module- and block-level simulation, debugging, and functional validation
  • Drive RTL quality through lint, CDC, and RDC analysis and resolution
  • Partner with synthesis and physical design teams to optimize timing, power, area

Skills

Digital design fundamentals
Debugging
Collaboration across teams
Analytical skills
Communication
Python scripting

Education

B.S. or M.S. in Electrical Engineering, Computer Engineering, Computer Science

Tools

Verilog/SystemVerilog
Synopsys VCS
Cadence Xcelium
Questa

Job description

Mueon's Digital Design team develops the compute, memory, and interconnect technologies that power the next generation of AI computing platforms. The team works closely with architecture, verification, physical design, DFT, and silicon engineering to develop high-performance, power-efficient digital IP and SoC subsystems. From microarchitecture through silicon bring-up, the team is responsible for delivering production-ready designs across advanced semiconductor process technologies.

About the Role

We're looking for an RTL Design Engineer to develop digital logic for Mueon's next-generation AI computing platforms. In this role, you'll partner closely with architects, verification engineers, physical design engineers, and DFT teams to implement high-quality RTL that meets aggressive performance, power, area, and schedule goals.

This is a hands-on technical role for someone who enjoys translating architecture into efficient hardware, solving challenging digital design problems, and delivering silicon-ready IP for advanced SoCs.

Responsibilities
  • Design and develop synthesizable RTL using Verilog and SystemVerilog for complex digital IP blocks and SoC subsystems
  • Translate architectural and microarchitecture specifications into efficient, high-performance, and low-power hardware implementations
  • Collaborate with verification engineers to develop verification plans, review functional coverage, and resolve design issues
  • Perform module- and block-level simulation, debugging, and functional validation throughout the development cycle
  • Drive RTL quality through lint, clock domain crossing (CDC), and reset domain crossing (RDC) analysis and resolution
  • Partner with synthesis and physical design teams to optimize designs for timing, power, area, and manufacturability
  • Support design-for-test integration, including scan implementation and RTL modifications for manufacturing test
  • Participate in design reviews, code reviews, and technical discussions to improve overall design quality
  • Support post-silicon bring-up, debug, and root-cause analysis as products transition into hardware
  • Contribute to RTL design methodologies, coding standards, automation, and reusable design infrastructure
You Might Thrive in This Role If You Have
  • Experience designing complex digital logic for ASIC or FPGA products
  • A strong understanding of digital design fundamentals, computer architecture, and hardware implementation
  • Enjoy collaborating across architecture, verification, physical design, and silicon engineering teams
  • Experience balancing performance, power, and area while developing production-quality RTL
  • Strong debugging and analytical skills with a systematic approach to solving complex design challenges
  • A passion for building high-quality hardware that enables next-generation AI computing systems
Qualifications
  • B.S. or M.S. in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience
  • 3-5 years of experience developing RTL for ASIC or FPGA designs
  • Strong proficiency with Verilog and/or SystemVerilog for RTL development
  • Solid understanding of digital logic design, synchronous design techniques, and computer architecture
  • Experience with simulation tools such as Synopsys VCS, Cadence Xcelium, Siemens Questa, or equivalent
  • Familiarity with lint, CDC, and RDC verification methodologies
  • Working knowledge of synthesis, static timing analysis, DFT, and physical implementation flows
  • Experience with scripting languages such as Python, Tcl, or Perl to improve engineering productivity
  • Strong analytical, debugging, and communication skills
Preferred Qualifications
  • Experience with industry-standard bus protocols including AXI, AHB, APB, PCIe, CXL, or UCIe
  • Familiarity with formal verification, equivalence checking, or assertion-based verification methodologies
  • Experience designing high-speed interfaces including DDR, HBM, Ethernet, SerDes, or other high-performance interconnects
  • Experience with Git, IP-XACT, or reusable IP development methodologies
  • Experience developing AI accelerators, CPUs, GPUs, networking ASICs, or other high-performance computing hardware
About Mueon
  • Mueon is creating an Exponential Computing Platform to architect and deliver foundational technologies that will power the future of Computing and AI. We value engineers who can push the limits of what silicon can do and are passionate about building high-quality products. You will have the opportunity to create technologies and products that define the future while working alongside a team that has delivered game-changing computing products and technologies over the last three decades.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer - AI Compute Platforms
Senior RTL Design Engineer - AI Compute Platforms

Mueon Corporation • Portland (OR)

On-site
USD 110,000 - 165,000
Senior SoC Architect
Senior SoC Architect

Mueon Corporation • Hillsboro (OR)

On-site
USD 150,000 - 210,000
Sr SOC Design Verification Engineer
Sr SOC Design Verification Engineer

Mueon Corporation • Portland (OR)

On-site
USD 140,000 - 190,000
RTL Design Engineer
RTL Design Engineer

Delos Data Inc • Oregon

Hybrid
USD 160,000 - 240,000
Equity
401(k)
Health benefits
RTL Design Engineer
RTL Design Engineer

Delos Data • Palo Alto (CA)

On-site
USD 160,000 - 240,000
RTL Design Engineer
RTL Design Engineer

OpenKrill • United States

Hybrid
USD 160,000 - 240,000
Equity
Staff RTL Engineer
Staff RTL Engineer

Oho Group • San Jose (CA)

On-site
USD 130,000 - 160,000
RTL Lead Engineer
RTL Lead Engineer

Mirafra Technologies • Santa Clara (CA)

On-site
USD 160,000 - 230,000
RTL Design Engineer
RTL Design Engineer

Delos Data Inc • Palo Alto (CA)

Hybrid
USD 160,000 - 240,000
Equity
401(k)
Benefits
[Remote in US] RTL Design Engineer (ASIC) – AI Accelerators
[Remote in US] RTL Design Engineer (ASIC) – AI Accelerators

Mentium Technologies Inc. • Santa Barbara (CA)

On-site
USD 140,000 - 220,000
401(k)
Flexible PTO
Full PPO medical, dental, and vision