Senior Principal Software Engineer - Accelerated Verification IP

Cadence; San Jose (CA); On-site; USD 154,000 - 286,000; Full time

Benefits offered by this job

Bonus

Equity

401(k) match

Employee stock purchase plan

Medical dental and vision coverage

Job summary

Cadence is seeking an experienced engineer to advance PCIe AVIP and PCIe/CXL Virtual Bridge products. You will focus on protocol functionality, performance, and robustness across hardware and software boundaries.

The role involves feature bring‑up, validation, debugging BFMs and transactors, and delivering customer-ready solutions in a high‑impact R&D team. Familiarity with emulation platforms is a strong plus.

Qualifications

• Bachelor's degree with extensive experience in digital design and architecture.
• Strong understanding of interconnect protocols and verification flows.
• Experience with SystemVerilog/Verilog and software interfaces.

Responsibilities

• Design and implement protocol functionality for PCIe AVIP and Virtual Bridge components.
• Develop and debug BFMs, transactors, and software interfaces.
• Ensure performance, correctness, and scalability in emulation flows.
• Collaborate with cross-functional teams and support customer issues.

Skills

Digital design

Computer architecture

SystemVerilog/Verilog

C/C++

System-level verification

Education

BS with 10+ years experience

MS with 7+ years experience

PhD with 5+ years experience

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The AVIP (Accelerated Verification IP) and Virtual Bridge (VB) business is a core part of Cadence’s Virtual Emulation and System Verification portfolio, enabling high‑performance verification on Palladium and Protium platforms. The team builds high‑performance protocol solutions that enable customers to verify complex SoCs and systems at much higher speed and scale than traditional simulation.

Together, AVIP and VB are critical to customers building high‑performance compute, AI, networking, and memory‑coherent systems, where early software bring‑up, performance analysis, and protocol compliance are essential.

The AVIP / Virtual Bridge R&D Team Designs, Implements, And Productizes Protocol Solutions That Span Hardware, Software, And System‑level Verification. The Team Works Across Multiple Layers, Including

• Protocol architecture and feature definition
• High‑performance transactor and BFM development
• Hardware‑software co‑simulation and emulation flows
• Debug, logging, performance profiling, and compliance features
• Customer enablement, escalations, and interoperability validation

The team supports a broad portfolio of industry‑standard protocols, such as PCIe, CXL, Ethernet, USB, UCIe, and emerging interconnects, and works closely with emulation platform teams, controller/PHY teams, and customers.

Role

This role will contribute directly to the development and enhancement of PCIe/CXL AVIP and/or PCIe/CXL Virtual Bridge products, focusing on protocol functionality, performance, and robustness. Depending on the specific protocol area, the work may involve:

• Implementing PCIe protocol features and state machines
• Enhancing performance and scalability on emulation platforms
• Developing debug, trace, and analysis capabilities
• Supporting system‑level and software‑driven use cases via PCIe Virtual Bridge
• Working with customers and field teams to resolve issues and deliver solutions related to PCIe and CXL

In this role, the engineer will be responsible for designing, developing, and maintaining PCIe/CXL AVIP/VB components as part of a larger protocol solution. The role is hands‑on and spans feature development, validation, and customer readiness.

Key Responsibilities Include

• Designing and implementing protocol functionality in PCIe AVIP and/or Virtual Bridge components
• Developing and debugging BFMs, transactors, and associated software interfaces
• Ensuring correctness, performance, and scalability in emulation and acceleration flows
• Collaborating with cross‑functional teams
• Participating in feature bring‑up, regression, and release activities
• Supporting customer issues, reproducing problems, and delivering fixes

What You’ll Need

• BS with a minimum of 10 years of experience OR MS with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience
• Strong fundamentals in digital design, computer architecture, and system‑level verification
• Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++
• Understanding of standard interconnect or IO protocols (e.g., PCIe, CXL, NVMe)
• Familiarity with emulation, acceleration, or hybrid verification flows is a strong plus
• Good debugging skills using waveforms, logs, and protocol analyzers
• Ability to work across hardware and software boundaries

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.