Senior Principal Design Engineer-Palladium & Protium Customer Enablement & Solutions

Cadence Design Systems, Inc.

San Jose (CA)

On-site

USD 154,000 - 286,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Cadence Design Systems, Inc. in San Jose seeks an experienced hardware verification specialist to advance Palladium and Protium platforms.

You will bridge customers with AE/PE and R&D, delivering deep technical support and innovative verification methods for high-speed interfaces like PCIe and CXL. Responsibilities include customizing emulation solutions, driving FW/FPGA acceleration, and presenting technical demos.

Qualifications

  • BS or MS with required years of experience as stated in the job ad.
  • Deep knowledge of digital design fundamentals, architecture and verification.
  • Experience with hardware description languages and/ or C/C++.

Responsibilities

  • Collaborate with frontline engineering teams and customers to deploy and optimize advanced protocol solutions on Palladium and Protium platforms.
  • Define and develop customer-specific emulation and prototyping requirements, focusing on high-speed interfaces and memory protocols.
  • Drive development of acceleration FW + FPGA system solutions and establish verification methodologies.
  • Triage and resolve complex issues across hardware/software boundaries, optimizing driver behavior and protocol compliance.
  • Lead technical evaluations and develop benchmarks to demonstrate Cadence platforms.
  • Create and deliver technical presentations, white papers, and product demonstrations.

Skills

Digital design fundamentals
Computer architecture
System-level verification
C/C++
Verilog/SystemVerilog
Debugging with waveforms
Cross-functional collaboration
Interpersonal communication

Education

BS in Electrical/Computer Engineering or related field
MS in Electrical/Computer Engineering or related field

Tools

HDL tools (Verilog/SystemVerilog)

Job description

SAN JOSE

Full time

R55242

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Join our North America Palladium and Protium HW Development team and help shape the future of system-level chip design verification. In this highly visible, customer-facing role, you will work directly with industry-leading semiconductor and systems companies to develop and deploy Cadence’s market‑leading hardware emulation and FPGA prototyping platforms. You will bridge the gap between customers, Applications Engineering (AE), Product Engineering (PE), and R&D — develop impactful customer solutions, delivering deep R&D technical support, and pioneering innovative verification methodologies to solve our customers’ most complex architectural and high‑Speed Protocol challenges.

Key Responsibilities
  • Customer Enablement & Solutions: Collaborate with frontline engineering teams and customers to develop, deploy, productize, and optimize advanced protocol solutions on Palladium and Protium platforms.

  • Requirements & Feature Development: Define and develop customer‑specific emulation and prototyping requirements, focusing heavily on leading edge high‑speed interfaces and memory protocols (e.g., PCIe, CXL).

  • Advanced Solutions Engineering: Drive the development of advanced acceleration FW + FPGA system solutions, establish robust verification methodologies, and support the operation and maintenance of Cadence emulation tools.

  • Root‑Cause Debugging: Triage and resolve complex, systemic issues across the hardware/software boundary, optimizing driver behavior, protocol compliance, and overall system stability.

  • Evaluations & Benchmarking: Lead technical evaluations and develop high‑performance benchmarks to demonstrate the competitive advantages of Cadence hardware platforms.

  • Technical Presentation: Create and deliver impactful technical presentations, white papers, and product demonstrations for existing and prospective customers.

What You’ll Need
  • BS with a minimum of 10 years of experience or MS with a minimum of 7 years of experience

  • Strong fundamentals in digital design, computer architecture, and system‑level verification

  • Have deep technical knowledge in a few of; Simulation (Advanced Testbench), Emulation (TBA & ICE) & FPGA Prototyping

  • Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++

  • Understanding of standard interconnect or IO protocols used in modern chip designs

  • Good debugging skills using waveforms, logs, and protocol analyzers

  • Ability to work across hardware and software boundaries.

  • Excellent communication, and interpersonal skills, ability to work in an international environment

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)

Equal Employment Opportunity Policy:
  • Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)
Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .

E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Principal Design Engineer-Palladium & Protium Customer Enablement & Solutions
Senior Principal Design Engineer-Palladium & Protium Customer Enablement & Solutions

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Product Engineer - Virtual Protocols
Principal Product Engineer - Virtual Protocols

Cadence Design Systems • San Jose (CA)

On-site
USD 137,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plans
+1
Customer Engagement Architect
Customer Engagement Architect

Cadence Design Systems • San Jose (CA)

On-site
USD 186,000 - 345,000
Paid vacation & holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 150,000 - 210,000
Cutting-edge technology
One Cadence – One Team
Career development
Lead C++ Software Engineer - Palladium Emulation Platform
Lead C++ Software Engineer - Palladium Emulation Platform

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 119,000 - 221,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Application Engineer
Principal Application Engineer

CADENCE US • San Jose (CA)

On-site
USD 127,000 - 237,000
Bonus program
Equity
Comprehensive benefits
Lead Design Engineer
Lead Design Engineer

Cadence Design Systems • Cary (NC)

On-site
USD 120,000 - 180,000
RTL2GDS Lead AE
RTL2GDS Lead AE

Cadence Design Systems • San Jose (CA)

On-site
USD 106,000 - 198,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
+1
Lead C++ Software Engineer
Lead C++ Software Engineer

Cadence Design Systems, Inc. • New Jersey

On-site
USD 102,000 - 189,000
Firmware & Diagnostics Architect
Firmware & Diagnostics Architect

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 186,000 - 345,000